CMOS 4-BIT MICROCONTROLLER

TMP47C660N, TMP47C860N TMP47C660F, TMP47C860F

The 47C660/860 have extended I/O ports and A/D converter based on the TLCS-470 series.

PART No.	ROM	RAM	RACKAGE	ОТР	PIGGYBACK
TMP47C660N	6144 × 8-bit	204 - 4 1-14	SDIP64	TMP47P860N	
TMP47C660F	0144 X 8-DIC	384 × 4-bit	QFP64	TMP47P860F	TMP47C060E
TMP47C860N	9102 - 9 54	£134 %i	SDIP64	TMP47P860N	(SDIC64)
TMP47C860F	8192 x 8-bit	512 x 4-bit	QFP64	TMP47P860F	

FEATURES

- ◆4-bit single chip microcomputer
- ♦ Instruction execution time: 1.3µs (at 6MHz), 244µs (at 32.8KHz)
- ◆92 basic instructions
- ◆Table look-up instructions
- ◆ 5-bit to 8-bit data conversion instruction
- ◆Subroutine nesting: 15 levels max.
- ◆6 interrupt sources (External: 2, Internal: 4)
 All sources have independent latches each, and multiple interrupt control is available.
- ♦1/O port (56 pins)
 - Input 2 ports 5 pins
 Output 4 ports 16 pins
 I/O 9 ports 35 pins
- ♦ Interval Timer
- ◆Two 12-bit Timer/Counters

Timer, event counter, and pulse width measurement mode

- ◆Watchdog Timer
- ◆Serial Interface with 8-bit buffer
 - Simultaneous transmission and reception capability
 - 8/4-bit transfer, external/internal clock, and leading/trailing edge shift mode
- ◆ 8-bit successive approximate type A/D converter
 - With sample and hold
 - 8 analog inputs
 - Conversion time: 32 μs (at 6 MHz)
- ◆ Remote control signal pre-processing capability
- ◆High current outputs

LED direct drive capability (typ. 20mA \times 8 bits)


◆Dual-clock operation

High-speed/Low-power-consumption operating mode

◆ Hold function

Battery/Capacitor back-up

◆ Real Time Emulator: BM47C860A



PIN ASSIGNMENTS (TOP VIEW) (1) SDIP64 (2) QFP64 64 □ ---VDD 63 ☐ <>> RC3 62 ☐ <>> RC2 60 □ <-> RC0 59 ☐ <-> R92 (SCK) 58 ☐ **←→** R91 (SO) 57 ☐ **←→** R90 (SI) R91 (SO) -- 11152 R52 (AIN6) → □ 9 R53 (AIN7) → □ 10 R60 → □ 11 56 ☐ <→ R83 (T1) 55 ☐ <→ R82 (ĪNT1) R92 (SCK) --- C_____53 31 P30 54 D --- R81 (T2) RC0 -- 54 30 P23 R61 ← ☐ 12 R62 ← ☐ 13 R63 ← ☐ 14 R70 ← ☐ 15 R71(WTO) ← ☐ 16 53 ☐ ↔ R80(INT2) 52 ☐ ← HOLD(KEO) RC1 -- 55 29 P22 RC2 -- 56 28 P21 51 ☐ —> XOUT RC3 -- 57 27 P20 VDD — 58 VAREF — 59 50 □ -----XIN 49 ☐ <---RESET →_TEST 48 1 K03 47 1 K02 46 1 K01 R72 (XTIN) ←> □ 17 VASS - COM 60 ----- P13 R73 (XTOUT) ←> [18 R40 (AINO) -- 61 23 P12 RAO **←** □ 19 R41 (AIN1) ++ 1162 RA1 ←> □ 20 22 → P11 R42 (AIN2) -- 63 O 21 -P10 RA2 ← □ 21 RA3 ← □ 22 P00 ← □ 23 R43 (AIN3) -- 54 20 P03 P01 ← ☐ 24 P02 ← ☐ 25 P03 ← ☐ 26 P10 ← ☐ 27 P11 ← ☐ 28 A I N S I N 38 ----> P31 37 ---- P30 P12 **←** ☐ 29 36 🗍 --->-- P23 ₽13 ← □ 30 35 ---**>** ₽22 R51 R51 R52 R53 1ES1 → [] 31 VSS → [] 32 —**>** P21 High current **BLOCK DIAGRAM** output ports I/O port Output part R63 RA3 R83 PC3 P13 P23 P03 P33 P10 R60 RA0 R80 PC0 PZO P30 P00 Power { VDD VSS (RC) RA R6 RB P3 P0 FLAG KΕ Accumulator DMB Program Counter HR CZS Data Memory ΔĬU RAM address buffer (RAM) Program Memory (ROM) Hold input (Sense input) STACK (KED) Hold controller TC1 TC2 DC EIF EIR Data table RESET Reset input interrupt controller System controller TEST System clock controller 12-bit Jimer/Counter (2ch) Interval timer Timing Generator Serial Interface A/D converter High-freq Clock connecting lxour Watchdog Generator Low-freq (R9 \bigcirc (R5 Remote control signal pre-processor 88 R4 R73 (XTOUT) R72 (XTIN) R71 (WTO) R83 (T1) R82 (INT1) VAREF R43 (AIN3) R53 (AIN7) R92 (SCK) K03 R91 (SO) VASS R81 (T2) R80 (INT2) R40 (AINO R50 (AIN4) K00 R90 (SI) R70 Analog reference voltage 60 port (Osc connecting pins (Low freq.) Watchdog timer output I/O (I/C input Input) I/O port (Serial port) I/O port Input port (Analog input)

PIN FUNCTION

PIN NAME	Input/Output	FUNCTIONS				
K03 - K00	Input	4-bit input port				
P03 - P00	Output	4-bit output port with latch				
P13 - P10	_	4-bit output port with latch.				
P23 - P20	Output	8-bit data are output by the 5-bit to 8-bit data conversion instruction [OUTB				
P33 - P30	Output	4-bit output port with latch				
R53 (AIN7) - R40 (AIN0)	I/O (Input)	4-bit I/O port with latch.	A/D converter analog input			
R63 - R60	1/0	When used as input port, watchdog timer output or analog input, the latch must be				
R73 (XTOUT)	i/O (Output)	set to "1". Set to Dual-clock operating mode, when	Resonator connecting pin (Low-freq.)			
R72 (XTIN)	I/O (Input)	R73,R72 pin use as clock generator.	For inputting external clock, XTIN is used and XTOUT is opened.			
R71 (WTO)	I/O (Output)	Can be set, cleared, and tested for each bit as specified by L register indirect addressing bit manipulation instructions.	Watchdog timer output			
R70	1/0					
R83 (T1)		4-bit I/O port with latch.	Timer/Counter 1 external input			
R82 (INT1)	110 /1	When used as input port, external interrupt input pin, or timer/counter external input	External interrpt 1 input			
R81 (T2)	I/O (Input)	pin, the latch must be set to "1".	Timer/Counter 2 external input			
R80 (iNT2)			External interrpt 2 or REMO-COM input			
R92 (SCK)	1/0(1/0)	3-bit I/O port with latch.	Serial clock I/O			
R91 (SO)	I/O (Output)	When used as input port or serial port, the latch must be set to "1".	Serial data output			
R90 (SI)	I/O (Input)	Tater must be set to 1.	Serial data input			
RA3 - RAO						
RB3 - RB0	I/O	4-bit I/O port with latch. When used as input port, the latch must be set t	o "1".			
RC3 - RC0						
XIN	Input	Resonator connecting pin (High-frequency).				
XOUT	Output	For inputting external clock, XIN is used and X	OUT is opened.			
RESET	Input	Reset signal input				
HOLD (KEO)	input (input)	HOLD request/release signal input	Sence input			
TEST	Input	Test pin for out-going test. Be opened or fixed	l to low level.			
VDD		+ 5V				
VSS	Daniel III	0V (GND)				
VAREF	Power supply	A/D converter analog reference voltage (High)	A/D converter analog reference voltage (High)			
VASS		A/D converter analog reference voltage (Low)				

Instruction or Operation		Condition			Program Counter (PC) PC12 PC11 PC10 PC9 PC8 PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0												
	BSL a		SF = 1	(Branch condition is satisfied)				lmm	ediata	data sı	pecifie	d by th	ne instr	uction			
			SF = 0	(Branch condition is not satisfied)							+ 3						
				Lower 12-bit address ≠ FFE, FFF _H	Hold			i	mmed	iata da	ta spe	cified b	by the	instruc	tion		
c	BS a		SF = 1	Lower 12-bit address = FFE, FFF _H (Last address in bank)	+ 1			l	mmed	iala da	ita spe	cified l	by the	instruc	tion		
o -			SF = 0			+ 2											
Ÿ				Lower 6-bit address / 3FH	Hold			Immediata data specified by the instruction									
_			SF = 1	Lower 6-bit address = 3F _H (Last address in page)				+ 1					Immed		ata spe structio	cified b	y the
, c			SF = 0								+ 1						
-	CALL	a			0	0			lm	mediat	ta data	specif	ied by	the ins	tructio	n	
	CALLS	a			0	0	0	0	0	The va data sp	lue ger secifie	nerate d by th	d by the	e imm uction	ediate	1	1 0
	RET						-		ne retu	ırn add	lress re	stored	from :	stack			
	RETI							т	ne retu	ırn add	lress re	stored	l from :	stack			
	Others						Inc	remen	ted by	the nu	ımber	of byte	es in th	e instr	uction		
int	errupt acce	ptance			0	0	0	0	0	0	0	0	0	In	terrupt	vector	0
_	Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Table 2-1. Status Change of Program Counter

When first byte or second byte of this instruction is stored at the last address of the bank, the most significant bit of the PC point the next bank, so that branch is made to the next bank.

(3) Subroutine call instruction [CALL a]

In [CALL a] instruction execution, the contents of the PC are saved to the stack then the value specified by the instruction is set to the PC. The address which can be specified by the instruction consists of 11 bits and the upper 2 bits of the PC is always "0". Therefore, the entry address of the subroutine should be within an address range of 0000_H through 07FF_H.

2.2 Program Memory (ROM)

The 47C860 has 8192×8 bits (addresses 0000 through $1FFF_H$) and the 47C660 has 6144×8 bits (0000 through $17FF_H$), of the program memory (mask ROM).

Programs and fixed data are stored in the program memory. The instruction to be executed next is read from the address indicated by the contents of the PC. The fixed data can be read by using the table look-up instructions or 5-bit to 8-bit data conversion instruction.




Figure 2-2. Configuration of Program Memory

(1) Table look-up instructions [LDL A ,@DC], [LDH A,@DC+]

The table look-up instructions read the lower and upper 4 bits of the fixed data stored at the address specified in the data counter (DC) to place them into the accumulator. [LDL A,@DC] instruction reads the lower 4 bits of fixed data and [LDH A,@DC+] instruction reads the upper 4 bits. The DC is a 12-bit register, and it can specify an address within the range of 1000_H through 1FFF_H of the program memory.

(2) 5-bit to 8-bit data conversion instruction [OUTB @HL]

The 5-bit to 8-bit data conversion instruction reads the fixed data (8 bits) from the data conversion table in the program memory to output the upper 4 bits to port P2 and the lower 4 bits to port P1. The table is located in the last 32-byte space (addresses 1FEO_H through 1FFF_H) in the program memory with the lower address consisting of the 5 bits obtained by linking the data memory contents specified by the HL register pair and the content of the carry flag.

This instruction is suitable for such applications as converting BCD data into an output code to the 7-segment display elements.


Example: The following shows that the BCD data at address 2FH in data memory is converted into the 7-segment code (anode common LED) to be output to ports P2 and P1.

LD HL,#2F_H ; HL+2F_H (Data memory address is set)
TEST CF ; CF+0 (The table is specified at addresses 1FEO_H - 1FEF_H)

OUTB @HL
:
ORG 1FEOH ; Data conversion table
DATA 0COH,0F9H,0A4H,0B0H,99H,92H,82H,0D8H,80H,98H

2.2.1 Program Memory Map

Figure 2-3 shows the program memory map. Address 0000 through $0086_{\rm H}$ and 1FE0 through $1FFF_{\rm H}$ for the 47C860, 0000 through $0086_{\rm H}$ and 17E0 through $17FF_{\rm H}$ for the 47C660, of the program memory are also used for special purposes.



Note In case of the 47C660, 5-bit to 8-bit data conversion table is at address 17E0 through 1FFF_H. When the piggyback is used in order to evaluate the 47C660, it is necessary to also place a conversion table at address 1FE0 through 1FFF_H and operation are exactly the same.

Figure 2-3. Program Memory Map

2.3 H Register, L Register, and Data Memory Bank Selector (DMB)

The H register and the L register are 4-bit general registers. They are also used as a register pair (HL) for the data memory (RAM) addressing pointer. The data memory consists of pages, each page being 16 words long (1word = 4bits). The H register specifies a page and the L register specifies an address in the page. The data memory consists of two banks (bank0 and bank1). The data memory bank selector (DMB) is a 1-bit register to specify a data memory bank. During reset, the DMB is initialized to "0". The DMB is set or cleared by the [CLR DMB] or [SET DMB] instructions. The currently selected data memory bank can be known by executing the [TEST DMB] or [TESTP DMB] instruction.

The L register has the automatic post-increment/decrement capability, implementing the execution of composite instructions. For example, [ST A,@HL+] instruction automatically increments the contents of the L register after data transfer. During the execution [SET @L], [CLR @L], or [TEST @L] instruction, the L register is also used to specify the bits corresponding to I/O port pins R73 through R40 (the indirect addressing of port bits by the L register).

Example 1: To write immediate values "5" and "FH" to data memory (bank 0) addresses 10H and 11H.

CLR DMB ; DMB \leftarrow 0 LD HL,#10H ; HL \leftarrow 10_H ST #5,@HL + ; RAM [10_H] \leftarrow 5, \leftarrow LR + 1 ST #0FH,@HL + ; RAM [11_H] \leftarrow FH, LR \leftarrow LR + 1

Example 2: The output latch of R71 pin is set to "1" by the L register indirect addressing bit manipulation instruction.

LD L,#1101B; Sets R71 pin address to L register SET QL; R71 \leftarrow 1




Figure 2-4. Configuration of H, L registers and DMB

2.4 Data Memory (RAM)

The 47C860 has 512×4 bits and the 47C660 has 384×4 bits, of data memory (RAM).

The data memory is addressed in one of three ways:

(1) Register-indirect addressing mode
In this mode, a bank is specified by the DMB, a page by
the H register and an address in the page by the L
register.

Example: LD A,@HL ; Acc ← RAM[HĹ]

(2) Direct addressing mode

An address in the bank is directly specified by the 8 bits of the second byte (operand) in the instruction field. The bank is specified by the DMB.

Example: LD A, 2CH ; $Acc \leftarrow RAM[2C_H]$

(3) Zero-page addressing mode

An address in zero-page of bank 0 (addresses 00_H through $0F_H$) by the lower 4 bits of the second byte (operand) in the instruction field.

Example: ST #3,05H; $RAM[05H] \leftarrow 3$





Figure 2-5. Addressing mode

When power-on is performed, the contents of the RAM become unpredictable, so that they must be initialized by the initialization routine.

Example: To clear RAM




2.4.1 Data Memory Map

Figure 2-6 shows the data memory map. The data memory is also used for the following special purposes: Note that this special function area is provided only on bank 0.

(1) Stack

- (4) Count registers of the timer/counters (TC1, TC2)
- ② Stack pointer word (SPW)
- (5) Zero-page
- ③ Data counter (DC)






Figure 2-6. Data Memory Map

(1) Stack

The stack provides the area in which the return address is saved before a jump is performed to the processing routine at the execution of a subroutine call instruction or the acceptance of an interrupt. When a subroutine call instruction is executed, the contents (the return address) of the program counter are saved; when an interrupt is accepted, the contents of the program counter and flags are saved.

When returning from the processing routine, executing the subroutine return instruction [RET] restores the contents of the program counter from the stack; executing the interrupt return instruction [RETI] restores the contents of the program counter and flags.

The stack consists of up to 15 levels (locations 0 through 14) which are provided in the bank 0 of data memory (addresses CO_H through FB_H). Each location consists of 4-word data memory. Locations 13 and 14 are shared by the count registers of the timer/counters (TC1, TC2) to be described later.

The save/restore locations in the stack are determined by the stack pointer word (SPW). The SPW is automatically decremented after save and incremented before restore. That is, the value of the stack pointer word indicates the stack location number for the next save.

(2) Stack Pointer Word (SPW)

Address FF_H in the data memory (bank 0) is called the stack pointer word, which identifies the location in the stack to be accessed (save or restore).

Generally, location number 0 to 12 can be set to the SPW, providing up to 13 levels of stack nesting. Locations 13 and 14 are shared by the count registers of the timer/counters to be described later; therefore, when the timer/counters are not used, the stack area of up to 15 levels is available. Address FF_H is assigned with the SPW, so that the contents of the SPW cannot be set "15" in any case. The SPW is automatically updated when a subroutine call is executed or an interrupt is accepted. However, if it is used in excess of the stack area permitted by the data memory allocating configuration, the user-processed data may be lost. (For example, when the user-processed data area is in an address range 00_H through CF_H, up to location 4 of the stack are usable. If an interrupt is accepted with location 4 already used, the user-processed data stored in addresses CC_H through CF_H corresponding to the location 3 area is lost.)

The SPW is not initialized by hardware, requiring to write the initial value (the location with which the use of the stack starts) by using the initialization routine. Normally, the initial value of "12" is set to the SPW.

(3) Data counter (DC)

The data counter is a 12-bit register to specify the address of the data table to be referenced in the program memory (ROM). Data table reference is performed by the table look-up instructions [LDL A,@DC] and [LDH A,@DC +]. The data tables are set in the program memory area between addresses 1000H and





Figure 2-8. Data Counter


1FFF_H. The DC is assigned with a RAM address in unit of 4 bits.

Therefore, the RAM manipulation instruction is used to set the initial value or read the contents of the DC.


Example: To se	t the DC to 780 _H		
CLR	DMB	;	DMB←0
LD	HL, #OFCH	;	Sets RAM address of DC _L to HL register pair.
ST	#0H, @HL+	;	DC←780 _H
ST	#8H, @HL+		
ST	#7H, @HL+		




(a) At execution of a subroutine call instruction



(c) At execution of a subroutine return instruction



(b) At acceptance of an interrupt



(d) At execution of an interrupt return instruction


Figure 2-7. Accessing Stack (Save/Restore)

(4) Count registers of the timer/counter (TC1, TC2)

The 47C660/860 has two 12-bit timer/counters. The count register of the timer/counter is assigned with RAM addresses in unit of 4 bits, so that the initial value setting or contents reading is performed by using RAM manipulation instruction.

The count registers are shared by the stack area (locations 13 and 14) described earlier, so that the stack is usable from location 13 when the timer/counter 1 is not used. When none of timer/counter 1 and timer/counter 2 are used, the stack is usable from location 14.

When both timer/counter 1 and timer/counter 2 are used, the data memory (bank 0) locations at addresses F7_H and FB_H can be used to store the user-processed data.



N	ISB		LS B
	Time	er/Counter 2	(TC2)
	TCZH	TC2 _M	TC2 _L
_	(FA _H)	(F9 _H)	(F8 _H)

Figure 2-9. Count Registers of Timer/Counters (TC1,TC2)

(5) Zero - page

The 16 words (at addresses 00_H through 0F_H) of the page zero of the data memory (bank 0) can be used as the user flag or pointer by using zero-page addressing mode instructions (comparison, addition, transfer, and bit manipulation), providing enhanced efficiency in programming.

Example: To write "8" to address 09H if bit 2 at address 04H in the data memory (bank 0) is "1".

TEST 04H, 2 B SKIP ; Skips if bit 2 at address 04H in the is "0".

B ST


#8, 09H

; Writes "8" to address 09_H in the RAM.

SKIP:

2.4.2 Data Memory Capacity

The 47C860 contains two 256×4 bit data memory banks (bank0 and bank1). The 47C660 contains 256×4 bit bank0 and 128×4 bit bank1.






Figure 2-10. Data Memory (RAM)

2.5 ALU and Accumulator

2.5.1 Arithmetic / Logic Unit (ALU)

The ALU performs the arithmetic and logic operations specified by instructions on 4-bit binary data and outputs the result of the operation, the carry information (C), and the zero detect information (Z).

(1) Carry information (C)


The carry information indicatets a carry-out from the most significant bit in an addtion. A subtraction is performed as addition of two's complement, so that, with a subtraction, the carry information indicates that there is no borrow to the most significant bit. With a rotate instruction, the information indicates the data to be shifted out from the accumulator.

(2) Zero detect information (Z)

This information is "1" when the operation result or the data to be transferred to the accumulator/data memory is " 0000_B ".

Example: The carry information (C) and zero detect information (Z) for 4-bit addtions and subtractions.

Operation	Result	C	Z
4 + 2 =	6	0	0
7 + 9 =	0	1	1
8 - 1 =	7	1	0
2 - 2 =	0	1	1
5 - 8 = -	- 3 (1101 _B)	0	0



Note. Cin indicates the carry input specified by instruction.

Figure 2-11. ALU

2.5.2 Accumulator (Acc)

The accumulator is a 4-bit register used to hold source data or results of the operations and data manipulations.

2.6 Flags

There are a carry flag (CF), a status flag (SF), and zero flag (ZF), each consisting of 1 bit. These flags are set or cleared according to the condition specified by an instruction. When an interrupt is accepted, the flags are saved on the stack along with the program counter. When the [RETI] instruction is executed, the flags are restored from the stack to the states set before interrupt acceptance.




Figure 2-12. Acc, Flag

(1) Carry flag (CF)

The carry flag holds the carry information received from the ALU at the execution of an addition/subtraction with carry instruction, a compare instruction, or a rotate instruction. With a carry flag test instruction, the CF holds the value specified by it.

- (1) Addition/subtraction with carry instructions [ADDC A,@HL], [SUBRC A,@HL] The CF becomes the input (Cin) to the ALU to hold the carry information.
- *Zi Compare instructions [CMPR A,@HL], [CMPR A,#k] The CF holds the carry information (non-borrow).
- (3) Rotate instructions [ROLC A], [RORC A]

 The CF is shifted into the accumulator to hold the carry information (the data shifted out from the accumulator).
- 4 Carry flag test instructions [TESTP CF], [TEST CF]
 With [TESTP CF] instruction, the content of the CF is transferred to the SF then the CF is set

With [TEST CF] instruction, the value obtained by inverting the content of the CF is transferred to the SF then the CF is cleared to "0".

(2) Zero flag (ZF)

The zero flag holds the zero detect information (Z) received from the ALU at the execution of an operational instruction, a rotate instruction, an input instruction, or a transfer-to-accumulator instruction.

(3) Status flag (SF)

The SF provides the branch condition for a branch instruction. Branch is performed when the SF is set to "1". Normally the SF is set to "1", so that any branch instruction can be regarded as an unconditional branch instruction. When a branch instruction is executed upon set or clear of the SF according to the condition specified by instruction, this instruction becomes a conditional branch instruction. During reset, the SF is initialized to "1", other flags are not affected.

Example: When the following instructions are executed with the accumulator, H register, L register, data memory address 07_H, and carry flag are "C_H", "0_H", "7_H", "5_H", and "1" respectively, the contents of the accumulator and flags become as follows:

Instruction	Acc after	Flag after execution			
Instruction	execution	CF	ZF	SF	
ADDC A, @HL	2 _H	1	0	0	
SUBRC A, @HL	9 _H	0	0	0	
CMPR A, @HL	C,,	0	0	1	
AND A, @HL	4 _H	1	0	1	
LD A, @HL	5,,	1	0	1	

Instruction		Acc after	Flag after execution				
Ins	truction	execution	CF	ZF	SF		
LD	A, #0	0н	1	1	1		
ADD	A, #4	0н	1	1	0		
DEC	Α	Вн	1	0	1		
ROLC	Α	9 _H	1	0	0		
RORC	А	Е _Н	0	0	1		

2.7 Clock Generator, Timing Generator, and System Clock Controller




Figure 2-13. Clock Generator, Timing Generator and System Clock Controller

2.7.1 Clock Generator

The clock generator produces the basic clock pulses which provide the system clock to be supplied to the CPU and peripheral hardware. It contains two oscillators: a high-frequency clock oscillator and a low-frequency clock oscillator. Power consumption can be reduced by switching to the low power operation based on the low-frequency clock by the system clock controller. The high-frequency clock and the low-frequency clock can be easily obtained by attaching a resonator between the XIN and XOUT pins and the XTIN and XTOUT pins, respectively. The system clock can also be obtained from the external oscillator.




Figure 2-14. Examples of Resonator Connection

Note. Accurate adjustment of the oscillation frequency

Although no hardware to externally and directly monitor the clock pulse is not provided, the oscillation frequency can be adjusted by making the program to output the pulse with a fixed frequency to the port with the all interrupts disabled and timer/counters stopped and monitoring this pulse. With a system requiring the oscillation frequency adjustment, the adjusting program must be created beforehand.

Example: To output the high-frequency oscillation frequency adjusting monitor pulse to R70 pin.

		J	passe to the passe
SFCCHK:	SET	%OP07, 0	Output wavefrom
	CLR	%OP07, 0	
	BSS	SFCCHK	fc/40
			107.40

2.7.2 Timing Generator

The timing generator produces the system clocks from clock pulse which are supplied to the CPU and peripheral hardweare.

2.7.3 System Clock Controller

The system clock controller starts or stops the high-frequency and low-frequency clock oscillator and switches between the basic clocks. The operating mode is generally divided into the single-clock mode and the dual-clock mode, which are controlled by command. Figure 2-15 shows the operating mode transition diagram. Figure 2-16 shows the command and status registers.




Figure 2-15. Operating Mode Transition Diagram

a. Single-clock mode

① Normal-1 operating mode

The CPU and the peripheral hardware are operated on the high-frequency clock. At reset release, this mode is set. In this mode, it is necessary to clear SLCK (bit 2 of command register OP16) to "0".

- ② HOLD operating mode
 - In this mode, the system operations are all stopped, holding the internal states valid immediately before the stop at the low power consumption.
- b. Dual-clock mode
 - 1) Normal-2 operating mode
 - In this mode, the CPU is operated on the high-frequency clock but many peripheral hardware operate on the low-frequency clock.
 - 2) SLOW operating mode
 - In this mode, the high-frequency clock oscillation is stopped to operate the CPU and the peripheral hardware on the low-frequency clock, thereby reducing power consumption.


Notes.

- 1. In the HOLD and SLOW operating modes, the power consumed by the oscillator and the internal hardware is reduced. However, the power for the pin interface (depending on the external circuitry and program) is not directly associated with the low-power consumption operation. This must be considered in system design as well as interface circuit design.
- Normal-1 and Normal-2 operating modes are sometimes referred to as the Normal operating mode collectively.

System clock control is performed by the command register (OP16). During reset, this register is initialized to "0" and the single-clock mode is selected.

Each state at operating mode switching can be read from the status register (IPOE).

System clock control command register (Port address OP16)



Note 2. Only Normal-2 operating mode

Note 3. The access to command register (OP16) may cause the outputs over the eighth stage of timing generator to precede that to be expected by maximum 27/fc or 1/fs [sec].

System clock control status register (Port address IPOE)




Figure 2-16. System Clock Control Command Register/Status Register

(1) Single-clock mode

In this mode, only the high-frequency clock oscillator is used. Pins R72 (XTIN) and R73 (XTOUT) become the ordinary I/O port. The HOLD operating mode is available for reducing power consumption. It is controlled by the command register (OP10). In this mode, therefore, the system clock control command register (OP16) need not be manipulated. For the details of the HOLD operation, refer to Subsection "5.1 HOLD Operating Mode".

(2) Dual-clock mode

In this mode, the Normal-2 operation is generally performed by generating the system clock from the high-frequency clock (fc). As required, the SLOW operation can be performed by generating the system clock from the low-frequency clock (fs). In the SLOW operation, the high-frequency clock oscillation automatically stops, enabling the low-power voltage operation or the low-power consumption operation. Instruction execution does not stop when the operation speed switching is performed. However, some peripheral hardware capabilities may be affected. For details, refer to the description of the relevant operation.

(3) System clock switching control

The following describes the switching between the Normal-2 and SLOW operations in the dual clock mode. During reset, the command register is initialized to the single-clock mode. It must be set to the Normal-2 operation of the dual-clock mode.

a. Switching from Normal-2 operation to SLOW operation SMF (bit 1 of the status register) is monitored by program. First, Sets SLCK(bit2 of OP16) to "1". Next, when it has been confirmed that the low-frequency clock oscillation is stable and SMF is changed "1"→"0"→"1"or "0"→"1"→"0", bit 2 of the command register is set to "1". At this time, the high-frequency clock oscillator stops.

b. Returning from SLOW operation to Normal-2 operation Bit 2 of the command register is cleared to "0" and at the same time the

Bit 2 of the command register is cleared to "0" and, at the same time, the warm-up time for return is set to DWUT. When the warm-up time has passed, the Normal-2 operation takes place. By monitoring SLS (bit 0 of the status register), the current operating mode can be known.




Figure 2-17. System Clock Switching Timing

2.7.4 Instruction Cycle

The instruction execution and on-chip peripheral hardware operations are performed in synchronization with the basic clock. The smallest unit of instruction execution is called the "instruction cycle". The TLCS-470 series instruction set has 3 kinds of instructions, 1-cycle instruction to 3-cycle instruction. Each instruction cycle consists of 4 states (\$1 through \$4\$). Each state consists of 2 basic clock pulses.




Figure 2-18. Instruction Cycle

3.PERIPHERAL HARDWARE FUNCTION

3.1 Ports

47C660/860 have 15 I/O ports (56pins) each as follows:

① KO ; 4-bit input ② PO, P3 ; 4-bit output ③ P1, P2 ; 4-bit output

R4, R5 ; 4-bit input/output (shared with A/D converter analog inputs)

(5) R6 ; 4-bit input/output

(6) R7 ; 4-bit input/output (shared with the low-frequency resonator connecting

pins and the watchdog timer output)

(7) R8 ; 4-bit input/output (shared with external interrupt request input and

timer/counter input)

(8) R9 ; 3-bit input/output (shared with serial port)

; 1-bit sense input (shared with hold request/release signal input)

3.1.1 I/O Timing

(1) Input timing

10 KE

External data is read from an input port or an I/O port in the S3 state of the second instruction cycle during the input instruction (2-cycle instruction) execution. This timing cannot be recognized from the outside, so that the transient input such as chattering must be processed by program.




Figure 3-1. Input Timing

(2) Output timing

Data is output to an output port or an I/O port in the S4 state of the second instruction cycle during the output instruction (2-cycle instruction) execution.




Figure 3-2. Output Timing

								
	SET @L CLR @L TEST@L	1:1:000)	1 1 1 1		1 1 1 1 1	1 1 1	1111
	TEST %p, b TESTP %p, b)000000	00000	0 1 0 1	1 1 1	1 1 1 1	111	1 6 1 1 E
ion	SET %p, b CLR %p, b	1000000	0000	0 1 1 1	111	1 1 1 1	1.1.1	1 1 1 1 1
Input/Output instruction	OUTB @HL	 (Note2)	1 1 1 1 1	1 1 1 1	1 1 1	1 1 1 1	1 1 1	1111
Judut	OUT #k, %p	000000	00000	0000	1 1		1 1 1	
	OUT A, %p OUT @HL, %p	JG00000	0000	0000	0100) 100 1	101	10000
	IN %p, A IN %p, @HL	000000	00000	0000	1100)	1 1 1	
ıt	Output (OP**)		R7 output port R8 output port R9 output port RA output port R8 output port	RC output port REMO-CON offset value REMO-CON control Serial transmit buffer	Hold operating mode control A / D analog input selector	Watchdog timer control System clock control	Interval Timer interrupt control	Timer/Counter 1 control Timer/Counter 2 control Serial interface control Serial interface control 1
Port	Input (IP**)	K0 input port P1 output latch P2 output latch P3 output latch R4 input port (Analog input) R5 input port (Analog input)	R7 input port R8 input port R9 input port RA input port R8 input port	RC input port REMO-CON count value Status input (Note 4) Serial receive buffer	A/D coverted value	100 months		
Port	address (**)	00 02 03 04 05	00 08 00 00	00 00 0E	10 _H	15 15 71 71	8 6 4 8 6 4	87 2 3 1 1

"----" means the reserved state. Unavailable for the user programs. Note 1:

The status input of serial interface, clock generator, and \overline{HOLD} ($\overline{KE0}$) pin.

Table 3-1. Port Address Assignments and Available I/O Instructions

The 5-bit to 8-bit data conversion instruction [OUTB @HL], automatic access to ports P1 and P2. Note 2

As concerns the port address "00", IN and TEST instructions operate port K0, and OUT instruction operates port P0. Note 3 Note 4

3.1.2 I/O Ports

(1) Port K0 (K03 - K00)

Port K0 is a 4-bit input-only port. A pull-up or pull-down resistor can be contained by the mask option.



Figure 3-3. Port K0

(2) Ports P0 (P03-P00) and P3 (P33-P30)

Ports P0 and P3 are 4-bit output ports with latch. The latch is initialized to "0" during reset. When an input instruction is executed, the latch data are read as the port P3 but the port P0.




Figure 3-4. Ports P0, P3

(3) Ports P1 (P13 - P10) and P2 (P23 - P20)

Ports P1 and P2 are 4-bit high current output ports which can directly drive LEDs, with 4-bit latches. When an input instruction is executed, the latch data is read in these ports. The latch is initialized to "1" during reset. They can be accessed separately at port addresses OP01/IP01 and OP02/IP02. Additionally,8-bit data can be set to these ports (the upper 4 bits to port P2, the lower 4 bits to port P1) by using the 5-bit to 8-bit data conversion instruction [OUTB @HL].

Example 1: To output immediate value "5" to port P1.

OUT #5, %OP01 : Port P1←5

Example 2: To read the latch data from port P2 to store it in the accumulator

IN %IP02, A ; Acc←Port P2

Example 3: To read, from ROM, the 8-bit data corresponding to the 5 bits obtained by linking the content (1 bit) of the carry flag with the contents (4 bits) of at address 90_H in RAM to output the 8-bit data to ports P2 and P1.

LD HL, #90H; HL+90H (Sets the RAM address)




Figure 3-5. Ports P1, P2

(4) Ports R4 (R43 - R40), R5 (R53 - R50), R6 (R63 - R60), R7 (R73 - R70)

These ports are 4-bit I/O ports with a latch. When used as an input port, the latch must be set to "1". The latch is initialized to "1" during reset.

These 4 ports (16 pins) can be set, cleared, and tested for each bit as specified by L register indirect addressing bit manipulation instructions [SET @L], [CLR @L], and [TEST @L]. Table 3-2 lists the pins (I/O ports) that correspond to the L register contents.

Example: To clear R43 pin as specified by the L register indirect addressing bit manipulation instruction.

LD L, #0011B ; Set R43 pin address to L register

CLR @L ; R43←0

	Lreg	iste	Pin	
3	2	1	0	F (1)
0	0	0	0	R40
0	0	0	1	R41
0	0	1	0	R42
0	0	1	1	R43

L	Lre	giste	Pin	
3	2	1	0	FIII
0	1	0	0	R50
0	1	0	1	R51
0	1	1	0	R52
0	1	1	1	R53

	Lreg	iste	Pin		
3	2	1	0	FILI	
1	0	0	0	R60	
1	0	0	1	R61	
1	0	1	0	R62	
1	0	1	1	R63	

	L register				Pin	
į	3	2	1	0	- rui	
	1	1	0	0	R70	
	1	1	0	1	R71	
	1	1	1	0	R72	
	1	1	1	1	R73	


Table 3-2. Relationship between L register contents and I/O port bits

a. Ports R4 (R43-R40) and R5 (R53-R50)

Ports R4 and R5 are 4-bit I/O ports with latch shared by the analog inputs for A/D converter. When used as an input ports or analog inputs, the latch should be set to "1".

If other port is used as an output, be careful not to execute the output instruction for any port during A/D conversion in order to keep accuracy of conversion.

The latch is initialized to "1" and analog input is selected R40 (AINO) pin during reset.






Figure 3-6. Ports R4, R5

b. Port R6 is 4-bit I/O port with a latch. When used as an input, the latch must be set to "1". The latch is initialized to "1" during reset.



Figure 3-7. Port R6

c. Port R7 is shared by the low-frequency resonator connection pins (XTIN, XTOUT) and the watchdog timer output pin (\overline{WTO}). For the dual-clock mode operation, the low-frequency resonator (32.768kHz) is connected to R72 (XTIN) and R73 (XTOUT) pins. For the single-clock mode operation, R72 and R73 pins are used for the ordinary I/O ports. When the watchdog timer is used, R71 (\overline{WTO}) becomes the watchdog timer output pin. The watchdog timer output is the logical AND output with the port R71 output latch. To use the R71 pin for an ordinary I/O port, the watchdog timer must be disabled (with the watchdog timer output set to "1").




Figure 3-8. Port R7

(5) Port R8 (R83 - R80)

Port R8 is a 4-bit I/O port with a latch. When used as an input port, the latch must be set to "1". The latch is initialized to "1" during reset. Port R8 is shared by the external interrupt request input pin and the timer/counter input pin. To use this port for one of these functional pins, the latch should be set to "1". To use it for an ordinary I/O port, the acceptance of external interrupt must be disabled or the event counter/pulse width measurement modes of the timer/counter must be disabled.

Note. When R82 (INT1) pin is used for an I/O port, external interrupt 1 occurs upon detection of the falling edge of pin input, and if the interrupt enable master flip-flop is enabled, the interrupt request is always accepted, so that a dummy interrupt processing must be performed (only the interrupt return instruction [RETI] is executed).

With R80 (INT2) pin, external interrupt 2 occurs like R82 but bit 0 of the interrupt enable register is only kept at "0", not accepting the interrupt request.




Figure 3-9. Port R8

(6) Port R9 (R92 - R90)

Port R9 is a 3-bit I/O port with latch. When used as an input, the latch must be set to "1". The latch is initialized to "1" during reset. Port R9 is shared with the serial port.

To use port R9 for the serial port, the latch should be set to "1". To use port R9 for an ordinary I/O port, the serial port must be disabled. Although R93 pin does not exist actually, execution of the set or clear instruction for R93 ([SET %OP09,3] or [CLR %OP09,3]) affects the operation of the internal CPU. Therefore, these instructions should not be execution on R93. However, other instructions may be used, in which an uncertain value is read upon execution of an input instruction.




Figure 3-10. Port R9

(7) Ports RA (RA3-RA0), RB (RB3-RB0), RC (RC3-RC0) These ports are 4-bit I/O ports with latch. The latch is initialized to "1" during reset. When used as input port, the latch should be set to "1".




Figure 3-11. Ports RA, RB, RC

(8) Port KE (KEÖ), Port K10 (K103)

Port KE or Port K10 is a 1-bit sense input port shared by the hold request/release signal input pin (\overline{HOLD}) . This input port is assigned to the least significant bit of port address IP0E or the most significant bit of port address IP10 and both input data is processed as the data with inverted polarity. For example, if an input instruction is executed with the pin on the high level, "0" is read. Note that \overline{KEO} port cannot be used in the dual-clock mode




Figure 3-12. Port KE

3.2 Interval Timer

3.2.1 Configuration of Interval Timer

The interval timer consists of a 19-stage binary counter with a divide-by-3 prescaler. The source clock to the interval timer and its input stage depend on the operating mode as shown below. During reset, the binary counter is cleared to "0". However, the prescaler is not cleared.




Figure 3-13. Configuration of Interval Timer

3.2.2 Functions of Interval Timer

The interval timer provides the following functions:

- (i) The timer to generate an interrupt of fixed frequency
- ② Generation of internal pulse for timer/counters
- (3) Generation of internal serial clock for a serial interface
- (4) Generation of warm-up time at release of the hold operating mode
- ⑤ Generation of source clock for a watchdog timer

3.2.3 Interval Timer Interrupt (ITMR)


The interval timer can be used to generate an interrupt with a fixed frequency. An interval timer interrupt is controlled by the command register (OP19). And the command resister (OP19) is initialized to "0" during reset. An interval timer interrupt is generated at the first rising edge of the binary counter output after the command has been set. The interval timer is not cleared by command, so that the first interrupt may occur earlier than the preset interrupt period.

Example: To set the interval timer interrupt frequency to fc/215[Hz](Single clock mode)

LD A, #0110B; OP19 \leftarrow 0110B

OUT A,%OP19

Interval timer interrupt control command register (Port address OP19)



Note1. *; don't care

Note2. fc; High-frequency clock [Hz],

fs; Low-frequency clock [Hz]

(a) Command register

Single clock mode	Dual clock mode	At fc = 4.194304MHz, fs = 32.768KHz	
fc / 2 ¹¹ [Hz]	fs / 2 ⁴ [Hz]	2048 Hz	
fc / 2 ¹³	fs / 2 ⁵	512	
fc / 2 ¹⁵	fs / 2 ⁸	128	
fc / 217	fs / 2 ¹⁰	32	

(b) Example of interrupt frequency

Figure 3-14. Interval Timer Interrupt Command Register

3.3 Timer/Counters (TC1, TC2)

The 47C1260/1660 contains two 12-bit timer/counters. RAM addresses are assigned to the count register in unit of 4 bits, permitting the initial value setting and counter reading through the RAM manipulation instruction.

When the timer/counter is not used, the mode selection may be set to "stopped" to use the RAM at the address corresponding to the timer/counter for storing the ordinary use-processed data.




Figure 3-15. The Count Registers of the Timer/Counters (TC1, TC2)

3.3.1 Functions of Timer/Counters


The timer/counters provide the following functions:

- (1) Event counter
- 2 Programmable timer
- (3) Pulse width measurement

3.3.2 Control of Timer/Counters

The timer/counters are controlled by the command registers. The command register is accessed as port address OP1C for timer/counter 1, and port address OP1D for timer/counter 2. These registers are initialized to "0" during reset.

Timer/counter 1 control command register (port address OP1C)



Timer/counter 2 control command register (port address OP1D)




Figure 3-16. Timer/Counter Control Command Register

TOSHIBA TMP47C660/860/060

The timer/counter increments at the rising edge of each count pulse. Counting starts with the first rising edge of the count pulse generated after the command has been set. Count operation is performed in 1 instruction cycle after the current instruction execution, during which the execution of a next instruction and the acceptance of an interrupt are delayed. If counting is requested by both TC1 and TC2 simultaneously, the request by TC1 is preferred. The request from TC2 is accepted in the next instruction cycle. Therefore, during a count operation, the apparent instruction execution speed drops as counting occurs more frequently. The timer/counter causes an interrupt upon occurrence of an overflow (a transition of the count value from FFF_H to 000_H). If the timer/counter is during the interrupt enabled state and the overflow interrupt is accepted immediately after its occurrence, the interrupt is processed in the sequence shown in Figure 3-17. Note that counting continues if there is a count request after overflow occurrence.




Figure 3-17. Timer/Counter Overflow Interrupt Timing

(1) Event counter mode

In the event counter mode, the timer/counter increments at each rising edge of the external pin (T1, T2) input. T1, T2 pins are shared by R83, R81 pins. Output latch of R83, R81, are set to "1" when used as timer/counter input. Also output latch is initialized "1" during reset. The maximum applied frequency of the external pin input is fc/32 for the 1-channel operation; for the 2-channel operation, the frequency is fc/32 for TC1 and fc/40 for TC2. The apparent instruction execution speed drops most to $(9/11) \times 100 = 82\%$ when TC1 and TC2 are operated at the maximum applied frequency because the count operation is inserted once every 4 instruction cycles for TC1 and every 5 instruction cycles for TC2. For example, the instruction execution speed of 2μ s drops to 3.64μ s.




Figure 3-18. Event Counter Mode Timing Chart


(2) Timer mode

In the timer mode, the timer/counter increments at the rising edge of the internal pulse generated from the interval timer. One of 4 internal pulse rates can be selected by the command register. The selected rate can be initially set to the timer/counter to generate an overflow interrupt in order to crerate a desired time interval.

When an internal pulse rate of fc/210 is used, a count operation is inserted once every 128 instruction cycles, so that the apparent instruction execution speed drops by $(1/127) \times 100 =$

0.8%. For example, the instruction execution speed of 2µs drops to 2.016µs. In the timer mode, R83 (T1) and R81 (T2) pins provide the ordinary I/O ports.

Example: To generate an overflow interrupt (at fc = 4 MHz) by TC1 after 100 ms.






Figure 3-19. Timer Mode Timing Chart

* Calculating the initial value of the count register

 2^{12} - (interrupt setting time) x (internal pulse rate)

For example, to generate an overflow interrupt after 100 ms at fc = 4 MHz with the internal pulse rate of $fc/2^{10}$, set the following value to the count register as the initial value:

$$2^{12} - (100 \times 10^{-3}) \times (4 \times 10^{6} / 2^{10}) = 3705 (E79_{H})$$

Internal pulse rate	Max.setting time	At fc = 4.194304MHz		
miterial pulse rate	wax.setting time	Internal pulse rate	Max.setting time	
fc / 26 [Hz]	218/ fc [sec]	65536 [Hz]	0.0625 [sec]	
fc / 28	2 ²⁰ / fc	16384	0.25	
fc / 2 ¹⁰	2 ²² / fc	4096	1	
fc / 214	2 ²⁶ / fc	256	16	
fc / 218	2 ³⁰ / fc	16	256	
fc / 2 ²²	234/fc	1	4096	

Table 3-3. Internal Pulse Rate Selection

(3) Pulse width measurement mode

In the pulse width measurement mode, the timer/counter increments with the pulse obtained by sampling the external pins (T1,T2) by the internal pulse. As shown in Figure 3-20, the timer/counter increments only while the external pin input is high. The maximum applied frequency to the external pin input must be one that is enough for analyzing the count value by program. Normally, a frequency sufficifient slower than the internal pulse ratesetting is applied to the external pin.




Figure 3-20. Pulse Width Measurement Mode Timing Chart

TOSHIBA TMP47C660/860/060

3.4 A/D Converter

47C660/860 have a 8-bit successive approximate type A/D converter and is capable of processing 8 analog inputs.

3.4.1 Circuit Configuration




Figure 3-21. Block Diagram of A/D Converter

3.4.2 Control of A/D converter

The operation of A/D converter is controlled by a command. The command register is accessed as port addresses OP12 and OP13. A/D converted value and end of conversion flag (EOCF) can be known by accessing port addresses IP12 and IP13.

(1) Analog input selector

Analog inputs (AINO through AIN7) are selected by this register.

Analog input select command register (Port address OP12)




Figure 3-22. Analog input selector

(2) Start of A/D conversion

A/D conversion is started when ADS is set to "1". After the conversion is started, ADS is cleared by hardware. If the restart is requested during the conversion, the conversion is started again at the time.




Figure 3-23. A/D conversion start register

(3) A/D converted value register

A / D converted value register (Port address IP12)

An A/D converted value is read by accessing port address IP12. An A/D converted value is read by splitting into upper 4 bits and lower 4 bits by a value of LR₀ (LSB of the L registers).

3 2 1 0

D3 D2 D1 D0 When LR₀ = 0, lower 4 bits of the converted value is read.

D7 D6 D5 D4 When LR₀ = 1, upper 4 bits of the converted value is read.

Figure 3-24. A/D converted value register

(4) A/D converter status register

End of conversion flag (EOCF) is a single bit flag showing the end of conversion and is set to "1" when conversion ended. When both upper 4 bits and lower 4 bits of a converted value are read or A/D conversion is started, EOCF is cleared to "0".

A/D converter status register (Port address IP13)




Figure 3-25. A/D converter status register

3.4.3 How to use A/D converter

Apply positive of analog reference voltage to the VAREF pin and negative to the VASS pin. The A/D conversion is carried out by splitting reference voltage between VAREF and VASS to bit corresponding voltage by a ladder resistor and making a judgement by comparing it with analog input voltage.

(1) Start of A/D conversion

Prior to conversion, select one of the analog input AINO through AIN7 by the analog input selector. Place output of the analog input, which is to be A/D converted, in the high impedance state by setting "1". If other port is used as an output port, be careful not to execute the output instruction for any port during conversion in order to keep accuracy of conversion.

A/D conversion is started by setting ADS (bit1 of the A/D conversion start register). When conversion ends after 24 instruction cycles, EOCF showing the end of conversion is set to "1".

(2) Reading of an A/D converted value

After the end of conversion, read an A/D converted value is read by splitting into lower 4 bits and upper 4 bits by the A/D converted value register (IP12). Lower 4 bits of the A/D converted value can be read when $LR_0 = 0$ and upper 4 bits when $LR_0 = 1$. Usually an A/D converted value is stored in RAM by an instruction [IN %p, @HL]. Further, if an A/D converted value is read during conversion, it becomes an indefinite value.

(3) A/D conversion with HOLD operation

When the HOLD operation is started during the conversion, the conversion is terminated and an A/D converted value becomes indefinite. Therefore, EOCF is kept clear to "0" after release from the HOLD operation. However, if the HOLD operation is started after the end of conversion (after EOCF has been set), A/D converted value and status of EOCF are held.

Example: Selecting analog input (AIN4), starting A/D conversion, monitoring EOCF, and storing lower 4 bits and upper 4 bits of a converted value to RAM [10H] and RAM [11H] respectively.

lespeci	.iv⊊iy.		
	LD	A, #4H	; Selecting analog input (AIN4)
	OUT	A, %OP12	
	LD	A, #1H	; Start of A/D conversion
	OUT	A, %OP13	
SLOOP :	IN	%IP13, A	; To wait until EOCF goes to "1"
	TEST	A, 3	
	В	SL00P	
	LD	HL, #10H	; HL ← 10 _H
	IN	%IP12, @HL	; RAM $[10_H] \leftarrow Lower 4 bits$
	INC	L	; Increment of L registers
	IN	%IP12, @HL	; RAM [11 _H] \leftarrow Upper 4 bits

3.5 Remote Control Pre-processor

The remote control pre-processor counts the edge-to-edge time of the input pulse and generates an interrupt request each time that the switching edge of an input pulse is detected. Remote control signal waveform which has been rectified by the receiver is inputed to the R80 (INT2) pin.

3.5.1 Circuit configuration




Figure 3-26. Remote Control Pre-processor

3.5.2 Control of Remote Control Pre-processor

The remote control pre-processor is controlled by the command register (OP0E) Also, external interrupt 2 is used to interrupt source. At reset, INT2 is selected, so a remote control discrimination interrupt is selected by command. Interrupt enable master F/F (EIF) and interrupt enable register (EIR) are used to enable/disable remote control discrimination interrupt. The interrupt priority is the same as for external interrupt 2.

REMO-CON pre-processor command register (Port address OPOE)




Figure 3-27. Command Register

(1) 8-bit preset counter

This a binary counter which counts the time from edge to next edgd. A value of offset value register (OPOD) are loaded to the lower 4 bits and the value of the upper 4 bits are stored to the count value register (IPOD).

Offset value is loaded in the following cases:

- (1) When ELD (bit 0 of the OPOE) is set to "1".
- ② When there is an overflow of the lower 4 bits.
- (3) When interrupt request occurs.

Count value is stored in the following cases:

- (1) When the upper 4 bits are all "1111_B".
- (2) When interrupt request occurs.

(2) Reference time and detection time

The reference time must be created before measuring the pulse width of the remote control signal waveform. Reference time is set the value shown in Table 3-4. by the count cycle of the preset counter selected with the OPOE and the offset value set to the OPOD. Therefore, the product of the reference time and the count value read from the IPOD becomes the detection time. However, a worst error of the detection time is equivalent to reference time.

Count clock cycle	Offset value (HEX)	Reference time (n = 0~15)
27 / fc [sec]	0 to F	(2 ¹¹ - n × 2 ⁷) / fc [sec]
28 / fc	0 to F	(2 ¹² – n × 2 ⁸) / fc

Table 3-4. Set value of reference time

(3) Remote control pre-processing operation

First, set the offset value for creating the reference time to the OPOD. The offset value is loaded to the lower 4 bits of preset counter by setting ELD to "1". ERM can also be set to "1" at the same time. Setting ERM starts counting. ELD is cleared after loading but it is automatically loaded during the count by an overflow of the lower 4 bits.

After storing the count value in the IPOD by detecting the switching edge (leading/trailing) of the input pulse, the preset counter again loads the offset value to the lower 4 bits, clears to "0" the upper 4 bits and restarts counting.

An interrupt request is generated at this time. Therefore, read the count value in the interrupt service routine. The next interrupt is disabled until the stored count value is read. Switching edges can select in one by one using EDGE.

If the upper 4 bits of counter becomes "1111_B" before the next edge is accepted, it is judgeg to be an overflow and the interrupt is generated.

In this case, IPOD is set to "FH" and it can be identified to be the overflow interruption. The input pulse width of both "H" and "L" levels must be more than 192/fc [sec]. If any shorter pulse than 192/fc [sec] may be expected, put the dummy instruction [IN %IPOD, A] reading out from count value register in the main routine.

Even if ERM is "0", when an INT2 interrupt source is enabled (determined by EIF, EIR), an interrupt request is generated by a falling edge of input pulse.

Figure 3-35. shows the operation timing the remoto control pre-processor.




Figure 3-28. Timing chart

Example: To store a count value to RAM [10_H] that pulse width of input pulse is measured.



Main Routine

OUT #5, %OPOD ; Offset value register set to "5".

OUT #0FH, %0P0E ; Interrupt enable with setting count cycle to 32

 μsec , leading edge detection mode. CLR 0, 0 ; Clear to RAM [00H] 0 as interrupt status flag.

LD A, #0001B ; Interrupt enable

XCH A, EIR EICLR IL, #111110B

INT2 service routine

OUT

TEST 0, 0; Skip, if interrupt status flag is "0".

B ST0 LD HL, #10H ; HL ← 10H

IN %IPOD, @HL ; RAM $[10_H] \leftarrow$ Count value CLR 0, 0 ; Clearing interrupt status flag.

OUT #0EH, %0P0E ; Set to leading edge detection mode.

B SEND SET 0, 0

0, 0 ; Setting interrupt status flag. #0AH, %0P0E ; Set to trailing edge detection mode.

IN %IPOD, A ; Dummy

SEND : :

STO:

X Calculation of pulse width with the above program when the count value stored to the RAM [10H] is "9".

When the clock frequency is $32\mu s$ (fc = 4.19MHz) and the offset value is "5", the reference time will be as follows:

$$(2^{11} - 5 \times 2^7) / fc = 336 [\mu s]$$

Thus, the detection time (pulse width) will be $336 \times 9 = 3.02$ [ms] (including an error of $336 \mu s$ max.)

Note: When the low-frequency clock (fs) is input to the interval timer in the normal 2 operating mode, count cycle 28/fc operation cannot be used. Also, remote control preprocessor cannot be used in the SLOW operating mode.

3.6 Serial Interface (SIO)

The 47C660/860 have a serial interface with an 8-bit buffer. 4-bit/8-bit transfer mode can be selected. In the 8-bit transfer mode, data may be transmitted and received simultaneously. The serial interface is connected to the exterenal device via 3 pins (the serial port): R92 (\overline{SCK}), R91 (SO), and R90 (SI). The serial port is shared by port R9. For the serial port, the output latch of port R9 must be set to "1". In the transmit mode, R90 pin provides the I/O port; in the receive mode, R91 pin provides the I/O port.

3.6.1 Configuration of Serial Interface

Figure 3-29. shows configuration of serial interface.




Figure 3-29. Configuration of Serial Interface

3.6.2 Control of Serial Interface

The serial interface is controlled by command registers (OP1E, OP1F). The operating states of the serial interface can be monitored by the status register (IP0E).

Serial interface status register (Port address IPOE).





Figure 3-30. Serial Interface Status Register



Serial interface control command register 2 (port address OP1F)




Figure 3-31. Serial Interface Control Command Register

(1) Serial clock

For the serial clock, one of the following can be selected according to the contents of the command registers:

a. Clock source selection

(1) Internal clock

The serial clock frequency is selected by command register.

The serial clock is output on the \overline{SCK} pin. Note that the start of transfer, the \overline{SCK} pin output goes high. This device provides the wait function in which the shift is not occurred until these processings are completed.

The highest transfer rate based on the internal clock is 93750 bits/second (at fc = 6 MHz).

② External clock

The signal obtained by the clock supplied to the \overline{SCK} pin from the outside is used for the serial clock. In this case, the output latch of R92 (\overline{SCK}) must be set to "1" beforehand. For the shift operation to be performed correctly, each of the serial clock high and low levels needs 2 instruction cycles or more to be completed.

b. Shift edge selection

① Leading edge

Date is shifted at the leading edge (the falling edge of SCK pin input) of the serial clock.

(2) Trailing edge

Data is shifted at the trailing edge (the rising edge of SCK pin input) of the serial clock. However, in the transmit mode, the trailing-edge shift is not supported.

(2) Transfer bit number

SBIT (bit 2 of the command register 1) can select 4-bit/8-bit serial transfer.

a. 4-bit serial transfer

In this mode, transmission/reception is performed on 4-bit basis. ISIO interrupt is generated every 4-bit transfer. Transmit/receive data is written/read by accessing the buffer register (OPOF/IPOF) respectively.

b.8-bit serial transfer

In this mode, transmission/reception is performed on 8-bit basis. ISIO interrupt is generated every 8-bit transfer. Transmit /receive data is written / read by accessing the buffer register (OPPOF / IPOF) twice.

At the first access after setting transfer mode or generating the interrupt request, the write/read operation of lower 4-bit is performed to from the buffer register. At the second access, that of upper 4-bit is performed.

(3) Transfer modes

Selection between the transmit mode and the receive mode is performed by RM (bit 2 of the command register2).

a. Transmit mode

The transmit mode is set to the command register than writes the first transmit data (4 bits or 8 bits) is written to the buffer register (OPOF). (If the transmit mode is not set, the data is not written to the buffer register). In the 8-bit transfer mode, the 8-bit data is wirtten by accessing the buffer register (OPOF) twice. The transmit data is written after the 8-bit transfer mode is set or an interrupt request occurs: the lower 4 bits are written by the first access and the upper 4 bits by the next access. Then, setting ESIO to "1" starts transmission. The transmit data is output to the SO pin in synchronization with the serial clock from the LSB side sequentially. When the LSB is output, the transmit data is moved from the buffer register to the shift register. When the buffer register becomes empty, the buffer empty interrupt (ISIO) to request for the next transmit data is generated. In the interrupt service program, when the nexttransmit data tis written o the buffer register, the interrupt request is reset.


In the operation based on the internal clock, if no more data is set after the transmission of the 4-bit or 8-bit data, the serial clock is stopped and the wait state sets in. In the operation based on the external clock, the data must be set in the buffer register by the time the next data shift operation starts. Therefore, the transfer rate is determined by the maximum delay time between the occurrence of the interrupt request and the writing of data to the buffer register by the interrupt serviced program.

To end transmission, ESIO is cleared to "0" instead of writing the next transmit data by the buffer empty interrupt service program. When ESIO is cleared, transmission stops upon termination of the currently shifted-out data. The transmission end can be known by the SIOF state (SIOF goes "0" upon transmission end). In the operation based on the external clock, ESIO must be cleared to "0" before the next data is shifted out. If ESIO is not cleared before, the transmission stops upon sending the next 4-bit or 8-bit data(dummy).

Example: To transmit (8-bit serial transfer) data stored in data memory (its address is specified by the HL register pair and the DMB) in synchronization with the internal clock (fc/27).

```
LD
          A, #0101B ; OP1E ← 0101<sub>B</sub> (Sets the 8-bit serial transfer)
OUT
          A, %OP1E
LD
          A, #0010B
                        ; OP1F \leftarrow 0010<sub>B</sub> (Sets the transmit mode)
TUO
               %0P1F
          @HL,
                 %OPOF ; OPOF ← RAM [HL] (Writes the lower 4-bit data)
OUT
INC
          @HL, %OPOF ; OPOF ← RAM [HL] (Writes the upper 4-bit data)
TUO
          A, #1010B; ESIO ← 1 (Instructs transmission start)
LD
OUT
          A, %OP1F
```

TOSHIBA TMP47C660/860/060



(a) Internal-clock-based operation with wait




Figure 3-32. Transmit Mode

b. Receive mode

At RM = 1; 4-bit receive mode is set when SBIT is cleared to "0", 8-bit simultaneous transmit/receive mode is set when SBIT is set to "1".

• 4-bit receive mode

Data can be received when ESIO is set to "1" after setting the receive mode to the command register. The data is put from the SI pin to the shift register in synchronization with the serial clock. Then the 4/8-bit data is transferred from the shift register to the buffer register (IPOF), upon which the (buffer full)interrupt (ISIO) to request for reading received data is generated. The receive data is read from the buffer register by the interrupt service program. When the data has been read, the interrupt request is reset and the next data is put in the shift register to be transferred to the buffer register. In the operation based on the internal clock, if the previous receive data has not been read from the buffer register at the end of capturing the next data, the serial clock is stopped and the wait operation is performed until the data has been read. In the operation based on the external clock, the shift operation is performed in synchronization with the externally-supplied clock, so that the data must be read from the buffer register before the next receive data is transferred to it. The maximum transfer rate in the external-clock-based operation is determined by the maximum delay time between the generation of interrupt request and the reading of receive data. In the receive mode, the shift operation may be performed at either the leading edge or the trasiling edge. In the leading edge shift operation, data is captured at the leading edge of the serial clock, so that the first shift data must be put in the SI pin before the first serial clock is applied at the start of transfer.

Example: To instruct the receive start operation with the 4-bit serial transfer, internal clock and leadingedge shift (with the interrupt enable register already set).

```
LD
            Α.
                #0000B
                                 ; OP1E \leftarrow 0000<sub>B</sub> (Sets the 4-bit serial transfer)
OUT
            Α.
                 %0P1E
LD
            Α,
                 #0110B
                                 ; OP1F \leftarrow 0110<sub>B</sub> (Sets the receive mode)
OUT
                 %0P1F
ΕI
                                 ; EIF ← 1 (Enables interrupt)
LD
                 #1110B
                                 ; ESIO \leftarrow 1 (Instructs reception start)
OUT
            Α,
                 %0P1F
```

To end the receive operation, ESIO must be cleared to "0". When ESIO is cleared, the completion of the transfer of the current 4-bit data to the buffer register terminates the receive operation. To confirm the end of the receive operation by program, SIOF (bit 3 of the status register) must be sensed. SIOF goes "0" upon the end of receive operation.

Note: If the transfer modes are changed, the contents of the buffer register are lost. Therefore, the modes should not be changed until the last received data is read even after the end of reception is instructed (by clearing ESIO to "0").

The receive operation can be terminated in one of the following approaches determined by the transfer rate:

- (i) When the transfer rate is sufficiently low (the external-clock-based operation):

 If ESIO can be cleared to "0" before the next serial clock is applied upon occurrence of buffer full interrupt in the external-clock-based operation, ESIO is cleared to "0" by the interrupt service program, then the last received data is read.
- When the transfer rate is high (the internal/external clock-based operation): If the transfer rate is high and,therefore, it is possible that the capture of the next data starts before ESIO is cleared to "0" upon acceptance of any interrupt, ESIO must be cleared to "0" by confirming that SEF (bit 2 of the status register) is set at reading the data proceeding the last data. Then, the data is read. In the interrupt serevicing following the reception of the last data, no operation is needed for termination; only the reading of the received data is performed. This method is generally employed for the internal-clock-based operations. For an external-clock-based operation, ESIO must be cleared and the received data must be read before the last data is transferred to the buffer register.


Example: To instruct reception end when transfer rate is high (the internal clock, leading-edge shift).

③ One-word reception

When receiving only 1 word, ESIO is set to "1" then it is cleared to "0" after confirming that SEF has gone "1". In this case, buffer full interrupt is caused only once, so that the received data is read by the interrupt service program.

Example: To instruct the start/end of 1-word reception (the internal clock, the trailing edge shift).

LD ; OP1F \leftarrow 0100_B (Sets in the receive mode) #0100B OUT Α, %0P1F ΕI ; EIF ← 1 (Enables interrupt) LD A, #1110B ; ESIO ← 1 (Instructs reception start)5 TUO %OP1F Α, SSEF0: TEST %IP0E, 2 ; Confirms that SEF = "1" В SSEF0 LD A, #0110B ; ESIO ← 0 (Instructs reception end) OUT %0P1F



(a) External-clock-based operation, leading-edge shift (when transfer rate is low)




Figure 3-33. 4-bit Receive Mode

• 8-bit Transmit/Receive Mode

After setting the transmition/reception mode to the command register, write first transmit data into the buffer register. Then, when "1" is set to ESIO, data transmition/reception becomes possible. The transmit data is output to the SO pin at the leading edge of serial clock and the receive data is input from the SI pin at the trailing edge. If the shift register is filled with the receive data, the data is transferred to the buffer register and ISIO (buffer full) interrupt is generated to request data read. The received data is read from the buffer register by the interrupt service program, and then write the transmit data to the buffer register.

Lower order 4 bits of both transmit and receive data are read/written from/into the buffer register by first access after setting of transmition/reception mode or generation of ISIO and higher 4 bits by next access.

In the operation based on the internal clock, SIO becomes the wait state until the received data are read out and the next data to be transmitted are written.

In the operation based on the external clock, the shift operation is synchronized with the external clock; therefore, it is necessary to read the data received and to write data to be sent next before starting the next shift operation. The maximum transfer rate using an external clock is determined by the maximum delay time between the generation of the interrupt request and the writing of the data to be transmitted after the reading of the received data.

Also, the buffer register is used for both transmission and reception, therefore, the data must be written after reading 8 bits of receive data.

This operation is ended by clearing ESIO to "0". When ESIO is cleared, this operation is ended after transfer of the current 8 bits od data to the buffer register is completed. Programs can confirm that the operation has been completed by sensing SIOF (bit 3 of the status register) because SIOF is cleared to "0" when the operation is completed.

```
Example 1 : To write data to be transmitted and to instruct the transmit/receive start.
```

LD	A, #0110B	; Sets the 8-bit transfer and serial clock frequency.
OUT	A, %OP1E	
LD	A, #0110B	; Sets the transmit/receive mode of internal clock operation
OUT	A, %0P1F	
LD	HL, #20H	; OP0F←RAM[20 _H] (Writes lower 4-bit data to be transmitted)
OUT	@HL, %OPOF	
INC	L	; OP0F←RAM[21 _H] (Writes upper 4-bit data to be transmitted)
OUT	@HL, %OPOF	
LD	A, #1110B	; ESIO ← 1 (Instructs serial transfer start)
OUT	A, %OP1F	
:		; Data transfer


Example 2: To read data received and to write next data to be transmitted.

LD	HL, #30H	; Stores lower 4-bit data received in RAM[30H].
IN	%IPOF, @HL	
INC	L	; Stores upper 4-bit received in RAM[31H].
IN	%IPOF, @HL	
LD	HL, #22H	; Writes next lower 4-bit data to be transmitted.
OUT	@HL, %OPOF	
INC	L	; Writes next upper 4-bit data to be transmitted.
OUT	@HL, %OP0F	


(4) Stopping serial transfer

A serial transfer operation can be stopped forcibly.

It is stopped by setting INH (bit 3 of command register 1) to "1", clearing the shift counter. When the serial transfer is over, INH is automatically cleared to "0" with no other bits of command register affected. In the transmit mode of this case, \overline{SCK} and SO output are initialized to "H" level whereas the shift register is not cleared. Therefore, after the resumption of transmit, SO holds the data just before forcible stop via the shift register until the 1st shift data comes to SO.



(a) Internal clock based operation with Iwait



(b) External clock based operation

Figure 3-34. 8-bit Transmit/Receive Mode

3.7 Watchdog Timer (WDT)

The watchdog timer capability is provided to quickly detect the CPU malfunction such as endless looping caused by noises or the like, and restore the CPU to the normal state.

The watchdog timer output appears on R71 (WTO) pin as the malfunction detect signal. To use the WDT, the output latch of R71 must be set to "1" (during reset, it is set to "1"). Note that, the WDT is disabled during reset. Connecting the WTO pin and the RESET pin resets malfunction.

3.7.1 Configuration of Watchdog Timer

The WDT consists of 10 binary counters, a flip-flop, and a controller. Source input clock of binary counters is fc/27[Hz] or fs[Hz]. Table 3-8. shows watchdog timing detection time and operating mode (detection time of watchdog timer).

The flip-flop is set to "1" during reset, and cleared to "0" on the rising edge of the binary counter output.




Figure 3-35. Configuration of Watchdog Timer

3.7.2 Control of Watchdog Timer


The WDT is controlled by the command register (OP15). The command register is initialized to "1000₈" during reset.

To detect the CPU malfunction by the WDT:

- (1) Set the WDT detection time, and clear the binary counters.
- (2) Enable the WDT.
- (3) Clear the binary counters within WDT detection time that was set in (1). If a CPU malfunction occurs, preventing the binary counters from being cleared, the flip-flop is cleared to "0" on the rising edge of the binary counter output, making the malfunction detection signal active.

If the output latch of R71 is "1" at this time, the $\overline{\text{WTO}}$ output goes low.

Example : To enable the with detection time of 63×2^{15} /fc [sec]



Note. It is necessary to clear the binary counter prior to enabling watchdog timer. Further, the Watchdog Timer should be disable by program during warm-up time from SLOW operating mode to Normal-2 operating mode.




Figure 3-36. Watchdog Timer Control Command Register

TWT	Normal 1 operation	Normal 2 operation mode	Normal 2 operation mode (Interval timer input)		
1001	mode	fc / 2 ⁷ [Hz]	fs [Hz]	mode	
00	3 × 2	¹⁵ / fc [sec]	3 × 28 / fs [sec]		
01	15 × 2	15 / fc	15 × 28 / fs		
10	63 × 2	15 / fc	63 × 28 / fs		
11	511×2	15 / fc	511 × 28 / fs		

Table 3-5. Watchdog Timing detection time

4. INTERRUPT FUNCTION

4.1 Interrupt Controller

There are 6 interrupt sources (2 external and 4 internal).

The prioritized multiple interrupt capability is supported.

The interrupt latches (IL₅ through IL₀) to hold interrupt requests are provided for the interrupt sources. Each interrupt latch is set to "1" when an interrupt request is made, asking the CPU to accept the interrupt. The acceptance of interrupt can be permitted or prohibited by program through the interrupt enable master flip-flop (EIF) and interrupt enable register (EIR). When two or more interrupts occurs simultaneously, the one with the highest priority determined by hardware is serviced first.

Sources			Priority	Interrupt latch	Pertmit conditions by program	Entry address
External	External interrupt 1	(INT1)	(High rank) 1	iL ₅	EIF = 1	0002 _H
	Serial interface interrupt	(ISIO)	2	IL ₄	EIF = 1, EIR ₃ = 1	0004 _H
Internal	Timer/Counter 1 overflow interrupt (IOVF1)		3	IL ₃	EIF = 1, EIR ₂ = 1	0006 _H
memai	Timer/Counter 2 overflow interrupt	(IOVF2)	4	IL ₂	FIF 1 510 1	0008 _H
	Interval timer interrupt	(ITMR)	5	IL ₁	$EIF = 1, EIR_1 = 1$	000A _H
External	External interrupt 2	(INT2)	(Low rank) 6	IL ₀	EIF = 1, EIR ₀ = 1	000CH

Table 4-1. Interrupt Sources




Figure 4-1. Interrupt Controller Block Diagram

(1) Interrupt enable master flip-flop (EIF)

The EIF controls the enable/disable of all interrupts. When this flip-flop is cleared to "0", all interrupts are disabled; when it is set to "1", the interrupts are enabled.

When an interrupt is accepted, the EIF is cleared to "0", temporarily disabling the acceptance of subsequent interrupts.

When the interrupt service program has been executed, the EIF is set to "1" by the execution of the interrupt return instruction [RETI], being put in the enabled state again.

Set or clear of the EIF in program is performed by instructions [EICLR IL,r] and [DICLR IL,r], respectively. The EIF is initialized to "0" during reset.

(2) Interrupt enable register (EIR)

The EIR is a 4-bit register specifies the enable or disable of each interrupts except INT1. An interrupt is enabled when the corresponding bit of the EIR is "1", an interrupt is disabled when the corresponding bit of the EIR is "0". Bit 1 (EIR₁) of the EIR is shared by both IOVF2 and ITMR interrupts.

Read/write on the EIR is performed by executing [XCH A,EIR] instruction. The EIR is initialized to "0" during reset.

(3) Interrupt latches (IL₅ through IL₀)

An interrupt latch is provided for each interrupt source. It is set to "1" when an interrupt request is made to ask the CPU for accepting the interrupt. Each latch is cleared to "0" upon acceptance of the interrupt. It is initialized to "0" during the reset.

The interrupt latches can be cleared independently by interrupt latch operation instructions ([EICLR IL,r], [DICLR IL,r], and [CLR IL,r] to make them cancel interrupt requests or initialize by program. When the value of instruction field(r) is "0", the interrupt latch is cleared; when the value is "1", the IL is held. Note that the interrupt latches cannot be set by instruction.

Example 1: To enable IOVF1, INT1, and INT2

LD A, #0101B ; EIR←0101_B

XCH A, EIR

EICLR IL, 111111B ; EIF←1

Example 2: To set the EIF to "1" and to clear the interrupt latches except ISIO to "0".

EICLR IL, 010000B; EIF \leftarrow 1, IL5 \leftarrow 0, IL3-IL0 \leftarrow 0

4.2 Interrupt Processing

An interrupt request is held until the interrupt is accepted or the IL is cleared by reset or the interrupt latch operation instruction. The interrupt acknowledge processing is performed in 2 instruction cycles after the end of the current instruction execution (or after the timer/counter processing if any). The interrupt service program terminates upon execution of the interrupt return instruction [RETI].

The interrupt acknowledge processing consists of the following sequence:

- (1) The contents of the program counter and the flags are saved on the stack.
- 2: The interrupt entry address corresponding to the interrupt source is set to the program counter.
- 3: The status flag is set to "1".
- .4) The EIF is cleared to "0", temporarily disabling the acceptance of subsequent interrupts.
- 15: The IL for the accepted interrupt source is cleared to "0":
- The instruction stored at the interrupt entry address is executed. (Generally, in the program memory space at the interrupt entry address, the branch instruction to each interrupt processing program is stored. Note that the interrupt entry address is assigned every 2-byte, so that the long branch instruction can not be stored in the program normally. The interrupt service program is assigned to the memory locations 0000_H through 0FFF_H.)

To perform the multi-interrupt, EIF is set to "1" in the interrupt service program, and the acceptable interrupt source is selected by the EIR. However, for the INT1 interrupt, the interrupt service is disabled under software control became it is not disabled by the EIR.

Example: The INT1 interrupt service is disabled under software control (Bit 0 of RAM [05H] are assigned to the disabled switch of interrupt service). PINT1: TEST 05H, 0 ; If RAM $\{05_H\}_0 = 1$, returns without the interrupt service В SINT1 **RETI** SINT1: one instruction cycle INT2 ITMR IL_1 iL_0 EIF Interrupt Execute Instruction Interrupt Instruction exec. (000A₁₁) [ELCR IL, r] exec. (000C₁₁) acceptance acceptance Note 1 It is assumed that there is no other interrupt request and EIR = 0011_B . Note 2. The value r in the [EICLR IL, r] instruction is assumed as 11111_B.

Figure 4-2. Interrupt Timing Chart (Example)

___ denotes the execution of an instruction.

The interrupt return instruction [RETI] performs the following operations:

- (1) Restores the contents of the program counter and the flags from the stack.
- ② Sets the EIF to "1" to provide the interrupt enable state again.

Note. When the time required for the interrupt service is longer than that for the interrupt request, only the interrupt service program is executed without executing the main program.

In the interrupt processing, the program counter and flags are automatically saved or restored but the accumulator and other registers (H or L register, DMB, DC, etc.) are not. If it is necessary to save or restore them, it must be performed by program as follows for example. To perform the multi-interrupt, the saving RAM area never be overlapped.

```
Example 1: To save/restore accumlator and HL register pair.

XCH HL, GSAV1 ; RAM[GSAV1] ↔ HL

XCH A, GSAV1 + 2; RAM[GSAV1 + 2] ↔ Acc
```

Note. The lower 2 bits of GSAV1 should be "0's".

Example 2: To save DMB to bit 0 of address GSAV2 in the RAM.

CLR GSAV2, 0 ; RAM[GSAV2] $_{0}\leftarrow$ 0 TEST DMB ; If DMB = 0 then skip

B SKIPS

SET GSAV2, 0 ; RAM[GSAV2] $_{0}\leftarrow 1$

SKIPS:

Note 3.

Example 3: Restore DMB from bit 0 of address GSAV3 in the RAM.

CLR DMB ; DMB←0

TEST GSAV3, 0; If RAM [GSAV3] $_0 = 0$ then skip

B SKIPR

SET DMB ; DMB←1

SKIPR:

4.3 External Interrupt

When an external interrupt (INT1 or INT2) occurs, the interrupt latch is set at the falling edge of the corresponding pin input (INT1 or INT2). The INT1 interrupt cannot be disabled by the EIR, so that it is always accepted in the interrupt enable state (EIF = "1"). Therefore, INT1 is used for an interrupt with high priority such an emergency interrupt. When R82 (INT1) pin is used for the I/O port, the INT1 interrupt occurs at the falling edge of the pin input, so that the interrupt return [RET1] instruction must be stored at the interrupt entry address to perform dummy interrupt processing.

The INT2 interrupt can be enabled/disabled by the EIR.

Therefore, the INT2 interrupt occurs at the falling edge of the pin input when R80 (INT2) pin is used for the I/O port.

But bit 0 of the EIR is only kept at "0" not accepting the interrupt request.

Because the external interrupt input is the hysteresis type, each of high and low level operation requires 2 or more instruction cycles for a correct interrupt operation.

* The external interrupt through the rising edge.

The external interrupt pin through the rising edge is not prepared under hardware. When Timer/Counter are not used, the interrupt request signal can be applied to the Timer/Counter input pin by the event counter mode (count register is set to FFF_H).

5. POWER SAVING FUNCTION

The 47C800 provides the HOLD operating mode and the SLOW operating mode to implement the low-power-consumpting operations.

5.1 HOLD Operating Mode


The HOLD feature stops the system and holds the system's internal states active before stop with a low power. The HOLD operation is controlled by the command register (OP10) and the HOLD pin input. The HOLD pin input state can be known by the status register (IP0E). The HOLD pin is shared by the KEO pin.

5.1.1 Starts the HOLD operating mode

The HOLD operating mode when the command is set and holds the following states during the HOLD operation:

- ① Oscillator stops and the system internal operations are all held up.
- ② The interval timer is cleared to "0".
- (3) The states of the data memory, registers, and latches valid immediately before the system is put in the HOLD state are all held.
- (4) The program counter holds the address of the instruction to be executed after the instruction which starts the HOLD operating mode.

HOLD oprerating mode command register (Port address OP10)



HOLD opeating mode status register (Port address IPOE)




Figure 5-1. HOLD Operating Mode Command Register/Status Register

The HOLD operating mode consists of the level-sensitive release mode and the edge-sensitive release mode.

(1) Level-sensitive release mode

In this mode, the HOLD operating is released by setting the HOLD pin to the high level. This mode is used for the capacitor backup with the main power off or for the battery backup for long hours. If the instruction to start the HOLD operation is executed with the HOLD pin input being high, the HOLD operation does not start but the clear sequence (warm-up) sets in immediately. Therefore, to start the HOLD operation in the level-sensitive mode, that the HOLD pin input is low (the HOLD operation request) must be recognized in program. This recognition is one of the two ways below:

- (1) Testing HOLD (bit 0 of the status register)
- ② Applying the HOLD pin input also to the INT1 pin to generate the external interrupt 1 request.

Example: To test \overline{HOLD} to start the HOLD operation in the level-sensitive release mode (the warm-up time = $2^{14}/fc$).




Figure 5-2. Level-sensitive Release Mode

(2) Edge-sensitive release mode

In this mode, the HOLD operation is released at the rising edge of the HOLD pin input. This mode is used for applications in which a relatively short time program processing is repeated at a certain cycle. This cyclic signal (for example, the clock supplied from the low power dissipation oscillator). In the edge-sensitive release mode, even if the HOLD pin input is high, the HOLD operation is performed.

Example: To start the HOLD operation in the edge-sensitive release mode (the warm-up time = $2^{14/fc}$).




Figure 5-3. Edge-sensitive Release Mode

Note. In the HOLD operation, the dissipation of the power associated with the oscillator and the internal hardware is lowered; however, the power dissipation associated with the pin interface (depending on the external circuitry and program) is not directly determined by the hardware operation of the HOLD feature.

This point should be considered in the system design and the interface circuit design. In the CMOS circuitry, little current flows when the input level is stable at the power voltage level (VDD/VSS); however, when the input level gets higher than the power voltage level (by approximately 0.3 to 0.5V), a current begins to flow. Therefore, if cutting off the output transistor at an I/O port (the open drain output pin with an input transistor connected) puts the pin signal into the high-impedance state, a current flow across the ports input transistor, requiring to fix the level by pull-up or other means.

5.1.2 Releases the HOLD operating mode

The HOLD operating mode is released in the following sequence:

- ① The oscillator starts.
- ② Warm-up is performed to acquire the time for stabilizing oscillation. During the warm-up, the internal operations are all stopped. One of three warm-up times can be selected by program depending on the characteristics of the oscillator used.
- (3) When the warm-up time has passed, an ordinary operation restarts from the instruction next to instruction which starts the HOLD operation. At this time, the interval timer starts from the reset state "0".

Note. The warm-up time is obtained by dividing the basic clock by the interval timer, so that, if the frequency at clearing the HOLD operation is unstable, the warm-up time shown in Figure 5-1 includes an error. Therefore, the warm-up time must be handled as an approximate value.

The HOLD operation is also released by setting the RESET pin to the low level. In this case, the normal reset operation follows immediately.

Note. To release the HOLD operation at a low hold voltage, the following points must be considerred:

To release the HOLD operation, the power voltage needs to be raised to the operating voltage level. If this is done, the RESET pin input, which is at the high level, also rises with the power voltage. In this case, if a time constant circuit or the like is externally attached, the rise of the RESET pin input voltage goes behind the rise of the power voltage. At this time, if the voltage level of the RESET pin input drops below the non-inverted high level input voltage of the RESET pin input (hysteresis input), the reset operation may occur.

5.2 SLOW Operating Mode

In the SLOW operating mode, the power consumption is reduced by operating the system on the low-frequency clock. For the details of this mode, refer to subsection "2.7.3 System Clock Controller".

TOSHIBA TMP47C660/860/060

6. RESET FUNCTION

When the RESET pin is held to the low level for at 3 or more instruction cycles when the power voltage is within the operating voltage range and the oscillation is stable, reset is performed to initialize the internal states.

When the RESET pin input goes high, the reset is cleared and program execution starts from address 000_H.

The RESET pin is a hysteresis input with a pull-up resistor (220 K Ω typ.). Externally attaching a capacitor and a diode implement a simplified power-on-reset.




Figure 6-1. Simplified power-onreset circuit

On-chip hardware		Initial value	On-chip hardware	Initial value	
Program counter	(PC)	0000н	Interval timer	"0"	
Status flag	(SF)	1	Output latch	Refe to "I/O	
Data memory bank selector	(DM8)	0	(I/O port or output ports)	circuitry"	
Interrupt enable master flip-flop	(EIF)	0		Refer to the description of	
Interrupt enable register	(EIR)	0,,	Command register	each relative	
Interrupt latch	(IL)	"0"		command register.	

Table 6-1. Initialization of Internal States by Reset Action

6.1 Warm-Start

The warm-start capacibility to hold the data memory contents in the reset operation is not supported by hardware. However, it can be implemented by the following measures:

- (i) Back up the voltage to be supplied to VDD pin.
- 2: Apply to the HOLD pin the waveform synchronized with the power voltage variation.
- (3) Set the HOLD operating mode during the power is off.
- (4) Perform reset by using the output port of sink open drain (initial "Hi-Z") after relesing HOLD operation.
- So Apply to an input port the power-on detect signal, and skip the initialize routines such as clearing RAM.

Figure 6-2 shows Warm-start Circuit Example




Figure 6-2. Warm-start Circuit Example

TOSHIBA TMP47C660/860/060

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

 $(V_{SS} = 0V)$

PARAMETER	SYMBOL	PINS	RATING	UNIT
Supply Voltage	V _{DD}		– 0.3 to 7	V
Input Voltage	V _{IN}		- 0.3 to V _{DD} + 0.3	V
Output Voltage	V _{OUT1}	Ports R4, R5, R7, Push-pull	- 0.3 to V _{DD} + 0.3	V
Output voitage	Vouta	Ports P1, P2, R6, R8, R9	- 0.3 to 10	
	louti	Ports R	3.2	
Output Current (per 1 pin)	loutz	Ports P1, P2	30	mA
	lout3	Ports P0, P3	15	1
Output Current (total)	Σ Ιουτι	Ports P0, P1	120	
output current (total)	Σ I _{OUT2}	Ports P2, P3	120	mA
Power Dissipation [T _{opr} = 70°C]	PD		600	mW
Soldering Temperature (time)	Tsid		260 (10sec)	°C
Storage Temperature	T _{stg}		- 55 to 125	°C
Operating Temperature	Topr		- 40 to 70	°C

RECOMMENDED OPERATING CONDITIONS

 $(V_{SS} = 0V, T_{opr} = -40 \text{ to } 70^{\circ}\text{C})$

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Max.	UNIT
-			In the Normal mode	4.5		
Supply Voltage	V _{DD}		in the SLOW mode	2.7	6.0	V
			In the HOLD mode	2.0		
	V _{IH1}	Except Hysteresis Input		$V_{DD} \times 0.7$		
Input High Voltage	V _{iH2}	Hysteresis Input	V _{DD} ≧ 4.5V	V _{DD} × 0.75	V _{DD}	V
	V _{IH3}		V _{DD} < 4.5V	V _{DD} × 0.9		
	V _{1L1}	Except Hysteresis Input	V >45V		V _{DD} × 0.3	
Input Low Voltage	V _{IL2}	Hysteresis Input	V _{DO} ≧ 4.5V	0	V _{DD} x 0.25	\ \
	V _{IL3}		V _{DD} < 4.5V		$V_{DD} \times 0.1$	
Clark 5	fc	XIN, XOUT		0.4	6.0	MHz
Clock Frequency	fs	XTIN, XTOUT		30	34	KHz

Note 1. Input voltage V_{IH3} , V_{IL3} : in the SLOW or HOLD mode

D.C. CHARACTERISTICS

 $(V_{SS} = 0V, T_{opr} = -40 \text{ to } 70^{\circ}\text{C})$

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Тур.	Max.	UNIT
Hysteresis Voltage	VHS	Hysteresis Input		_	0.7	_	V
Input Current	lins	Port K0, TEST, RESET, HOLD	V _{DD} = 5.5V,			± 2	μА
mpa content	l _{IN2}	Ports R (open drain)	V _{IN} = 5.5V / 0V				μΑ
Low Input Current	I _{IL}	Ports R (push-pull)	$V_{DD} = 5.5V, V_{IN} = 0.4V$	_	-	- 2	mA
In a Decision of	R _{IN1}	Port KO with pull-up/pull-down			70	150	
Input Resistance	R _{IN2}	RESET		100	220	450	KΩ
Output Leakage Current	I _{LO}	Ports (open drain)	$V_{DD} = 5.5V, V_{QUT} = 5.5V$	-	_	2	μΑ
Output High Voltage	V _{OH}	Ports (push-pull)	$V_{DD} = 4.5V$, $I_{OH} = -200 \mu A$	2.4	_		V
Output Low Voltage	VOL	Except XOUT, ports P	V _{DO} = 4.5V, I _{OL} = 1.6mA	_	1	0.4	ľ
	lors	Ports P1, P2	\ _ A E\ \ \ _ 1 O\ \	_	20	_	mA
Output Low Current	l _{OL3}	Ports P0, P3	$V_{DD} = 4.5V, V_{OL} = 1.0V$	-	7	-	
Supply Current (in the Normal mode)	IDD		$V_{DD} = 5.5V$ fc = 4MHz	-	3	6	mA
Supply Current (in the SLOW mode)	I _{DDS}		V _{DO} = 3.0V fs = 32.768KHz	_	30	60	μА
Supply Current (in the HOLD mode)	Грон		V _{DD} = 5.5V	-	0.5	10	μА

- Note 1. Typ. values show those at $T_{opr} = 25^{\circ}C$, $V_{DD} = 5V$.
- Note 2. Input Current I_{IN1}; The current through resistor is not included, when the input resistor (pull-up/pull-down) is contained.
- Note 3. Supply Current I_{DD} , I_{DDH} ; $V_{IN} = 5.3V/0.2V$ The K0 port is open when the input resistor is contained. The voltage applied to the R port is within the valid range.
- Note 4. Supply Current I_{DDS} ; $V_{IN} = 2.8V/0.2V$ Low frequency clock is only osillated (connecting XTIN, XTOUT).

A / D CONVERSION CHARACTERISTICS

 $(T_{opr} = -40 \text{ to } 70^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	Min.	Тур.	Max.	UNIT
A D - ()/ -	VAREF		V _{OD} - 1.5		V _{DD}	
Analog Reference Voltage	VASS		V _{SS}		1.5	1 '
Analog Reference Voltage Range	AVAREF	VAREF-VASS	2.5	_	_	V
Analog Input Voltage	VAIN		VASS	-	VAREF	V
Analog Supply Current	I _{REF}		_	0.5	1.0	mA
Nonlinearity Error			_	_	± 1	
Zero Point Error		$V_{DD} = 5.0V, V_{SS} = 0.0V$	_	_	± 1] , , ,
Full Scale Error		V _{AREF} = 5.000V	-	-	± 1	LSB
Total Error		$V_{ASS} = 0.000V$	_	_	± 2	1

A. C. CHARACTERISTICS


 $(V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 6.0V, T_{opr} = -40 \text{ to } 70^{\circ}\text{C})$


PARAMETER	SYMBOL	CONDITIONS	Min.	Тур.	Max.	UNIT
Instruction Cycle Time	t _{cy}	In the Normal mode	1.9	_	20	
	l cy	In the SLOW mode	235	_	267	ns
High level Clock pulse Widtn	twcH			·		
Low level Clock pulse Width	twcL	External clock mode	80	-	-	ns
A / D Sampling Time	t _{AIN}	fc = 4MHz	-	4	_	μs
Shift Data Hold Time	t _{SDH}		0.5t _{cy} - 300	_	_	ns

Note. Shift Data Hold Time

External circuit for SCK pin and SO pin

Serial port (completion of transmission)





RECOMMENDED OSCILLATING CONDITIONS

 $(V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 6.0V, T_{opr} = -40 \text{ to } 70^{\circ}\text{C})$

(1) 6MHz

Ceramic Resonator

CSA6.00MGU

(MURATA) $C_{XIN} = C_{XOUT} = 30pF$

KBR-6.00MS

(KYOCERA) $C_{XIN} = C_{XOUT} = 30pF$



Ceramic Resonator

CSA4.00MG

(MURATA)


 $C_{XIN} = C_{XOUT} = 30pF$

KBR-4.00MS

(KYOCERA) $C_{XIN} = C_{XOUT} = 30pF$

Crystal Oscillator

204B-6F 4.0000 (TOYOCOM) $C_{XIN} = C_{XOUT} = 20pF$



6MHz

(3) 400KHz


Ceramic Resonator

CSB400B


(MURATA) $C_{XIN} = C_{XOUT} = 220pF$, $R_{XOUT} = 6.8K\Omega$


KBR-400B


(KYOCERA) $C_{XIN} = C_{XOUT} = 100 pF$, $R_{XOUT} = 10 K\Omega$





TYPICAL CHARACTERISTICS























INPUT/OUTPUT CIRCUITRY

(1) Control pins

The input/output circuitries of the 47C660/860 control pins are shown below.

CONTROL PIN	1/0	CIRCUITRY	REMARKS
XIN XOUT	Input Output	OSC. enable	Resonator connecting pins $R = 1K\Omega (typ.)$ $R_f = 1.5M\Omega (typ.)$ $R_0 = 2K\Omega (typ.)$
RESET	Input	R _{IN} & R	Hysteresis input Pull-up resistor $R_{IN} = 220K\Omega$ (typ.) $R = 1K\Omega$ (typ.)
ĤŌŨŎ (ŘĒŌ)	Input (input)		Hysterisis input (Sense input) $R = 1K\Omega \text{(typ.)}$
TEST	Input	R _{IN} &	Pull-down resistor $R_{IN} = 70K\Omega (typ.)$ $R = 1K\Omega (typ.)$

(2) I/O ports

The input/output circuitries of the 47C660/860 I/O ports are shown below, any one of the circuitries can be chosen by a code (IA-IC) as a mask option.


PORT	1/0	INPUT	T/OUTPUT CIRCUITRY and C	CODE	REMARKS
		IA	IB	IC	
K0	Input		R _{IN} R	R _{IN} \$	Pull-up/pull-down resistor $R_{\text{IN}} = 70 \text{K}\Omega \text{ (typ.)}$ $R = 1 \text{K}\Omega \text{ (typ.)}$
P0 P3	Output		VOD VOD		Push-pull output Initial "Low" High current I _{OL} = 7mA (typ.)
P1 P2	Output				Sink open drain output Initial "Hi-Z" High current I _{OL} = 20mA (typ.)
R4 R5 R6 R7	VO	R4, R5 AIN selector	R6, R7	>>	Sink open drain output Initial "Hi-Z" R = 1KΩ (typ.) Analog inputs (R4, R5) R _A = 5KΩ (typ.) C _A = 12pF (typ.)
R8 R9	WO			R	Sink open drain output Initial "Hi-Z" Hysteresis input $R = 1 \text{K}\Omega \text{ (typ.)}$
RA RB RC	I/O		OVDD R]	Push-pull output

CMOS 4-BIT MICROCONTROLLER

TMP47C060E

The 47C060, which is equipped with an EPROM as program memory, is a piggyback type evaluator chip used for development and operational confirmation of the 47C660/860 application systems (programs). The 47C060 is pin compatible with the 47C660/860 which are mask-programed ROM devices.

PIN ASSIGNMENT (TOP VIEW)



PIN FUNCTION (Top of the package)

PIN NAME	Input / Output Output	FUNCTIONS		
A12 - A0		Program memory address output		
17 - 10	Input	Program memory data input		
CE	Output	Chip enable signal output		
ŌĒ		Output enable signal output		
VCC	Power supply	+ 5V (connected with VDD)		
GND		0V (connected with VSS)		

A.C. CHARACTERISTICS

PARAMETER	SYMBOL	CONDITIONS	Min.	Тур.	Max.	UNIT
Address Delay Time	t _{AD}	$V_{SS} = 0V$, $V_{DD} = 4.5$ to $6.0V$	_	_	150	ns
Data Setup Time	t _{iS}	C _L = 100pF	150	_		ns
Data Hold Time	t _{IH}	$T_{opr} = -40 \text{ to } 70^{\circ}\text{C}$	50	-		ns

NOTES FOR USE

(1) Program memory

The program area are as shown in Figure 1.

When this chip is used as evaluator of the 47C660, data conversion table for [OUTB @HL] instruction must be allocated at two areas and they must be the same contents as shown in Figure 1.




Figure 1. Program area

(2) Data memory

47C060 contains two 256 x 4 bit data memory banks (DMB0, DMB1)

When using the 47C060 as the 47C660 evaluator, DMB1 has address space at addresses 00-FF_H, but do not write data to 80_H or following addresses. DMB0 includes a special function common area so this need not be taken into consideration.

(3) I/O ports

Input/Output circuitries of I/O ports in the 47C060 are similar to the code IA of the 47C660/860. When this chip is used as evaluator with other I/O code, it is necessary to provide the external resistors.




Figure 2. I/O code and external circuitry