

# NMC27C64 65,536-Bit (8192 x 8) CMOS EPROM

## **General Description**

The NMC27C64 is a 64K UV erasable, electrically reprogrammable and one-time programmable (OTP) CMOS EPROM ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.

The NMC27C64 is designed to operate with a single  $\pm5V$  power supply with  $\pm10\%$  tolerance. The CMOS design allows the part to operate over extended and military temperature ranges.

The NMC27C64Q is packaged in a 28-pin dual-in-line package with a quartz window. The quartz window allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.


The NMC27C64N is packaged in a 28-pin dual-in-line plastic molded package without a transparent lid. This part is ideally suited for high volume production applications where cost is an important factor and programming only needs to be one once.

This family of EPROMs are fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

#### **Features**

- High performance CMOS
  - 150 ns access time
- JEDEC standard pin configuration
  - 28-pin DIP package
  - 32-pin chip carrier
- Drop-in replacement for 27C64 or 2764
- Manufacturers identification code

## **Block Diagram**



Pin Names			
A0-A12	Addresses		
CE	Chip Enable		
ŌĒ	Output Enable		
O <sub>0</sub> -O <sub>7</sub>	Outputs		
PGM	Program		
NC	No Connect		
V <sub>PP</sub>	Programming Voltage		
V <sub>CC</sub>	Power Supply		
GND	Ground		

TL/D/8634-1


NSC800™ is a trademark of National Semiconductor Corp.

© 1996 National Semiconductor Corporation TL/D/8634

RRD-B30M17/Printed in U. S. A.

## **Connection Diagram**

27C512	27C256	27C128	27C32	27C16
27512	27256	27128	2732	2716
A15	V <sub>PP</sub>	V <sub>PP</sub>		
A12	A12	A12		
A7	A7	Α7	A7	A7
A6	A6	A6	A6	A6
A5	A5	A5	A5	A5
A4	A4	A4	A4	A4
А3	A3	A3	А3	А3
A2	A2	A2	A2	A2
A1	A1	A1	A1	A1
A0	A0	A0	A0	A0
00	00	00	00	00
O <sub>1</sub>	01	01	01	01
02	02	02	02	02
GND	GND	GND	GND	GND



27C16	27C32	C16 27C32 27C128 27C256		27C512
2716	2732	27128	27256	27512
		V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
		PGM	A14	A14
V <sub>CC</sub>	Vcc	A13	A13	A13
A8	A8	A8	A8	A8
A9	A9 A9		A9	A9
$V_{PP}$	V <sub>PP</sub> A11		A11	A11
ŌĒ	OE/V <sub>PP</sub>	ŌĒ	ŌĒ	OE/V <sub>PP</sub>
A10	A10	A10	A10	A10
CE/PGM	CE	CE	CE/PGM	CE
07	07	07	07	07
O <sub>6</sub>	06	06	06	06
05	05	05	05	O <sub>5</sub>
04	04	04	04	04
О3	О3	03	О3	О3

TL/D/8634-2

Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C64 pins.

# Commercial Temperature Range $V_{CC} = 5V \pm 10\%$

Parameter/C	order Number	Access Time (ns)
NMC27C64Q	, N150	150
NMC27C64Q	, N200	200
NMC27C64Q	, N250	250

# Extended Temp Range ( $-40^{\circ}$ C to $+85^{\circ}$ C) $V_{CC} = 5V \pm 10\%$

Parameter/Order Number	Access Time (ns)
NMC27C64QE150	150
NMC27C64QE200	200

# Military Temp Range ( $-55^{\circ}\text{C to } + 125^{\circ}\text{C})$ $\text{V}_{\text{CC}} = 5\text{V} \pm 10\%$

Parameter/Order Number	Access Time (ns)
NMC27C64QM200	200
NMC27C64QM250	250

## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

-55°C to +125°C Temperature Under Bias -65°C to +150°C Storage Temperature

All Input Voltages except A9 with

 $+\,6.5\,\text{V}$  to  $-\,0.6\,\text{V}$ Respect to Ground (Note 10)

All Output Voltages with

Respect to Ground (Note 10)  $V_{CC} + 1.0V$  to GND -0.6V

V<sub>PP</sub> Supply Voltage and A9 with Respect to Ground

During Programming

+14.0V to -0.6V

V<sub>CC</sub> Supply Voltage with

Respect to Ground +7.0V to -0.6VPower Dissipation 1.0W Lead Temperature (Soldering, 10 sec.) 300°C

ESD Rating (Mil Spec 883C, Method 3015.2) 2000V

#### **Operating Conditions** (Note 7)

Temperature Range

NMC27C64Q150, 200, 250

NMC27C64N150, 200, 250

-40°C to +85°C

0°C to +70°C

NMC27C64QE150, 200 NMC27C64QM200, M250  $-55^{\circ}$ C to  $+125^{\circ}$ C

 $+5V \pm 10\%$ V<sub>CC</sub> Power Supply

## **READ OPERATION**

## **DC Electrical Characteristics**

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ILI	Input Load Current	$V_{IN} = V_{CC}$ or GND			10	μΑ
ILO	Output Leakage Current	$V_{OUT} = V_{CC}$ or GND, $\overline{CE} = V_{IH}$			10	μΑ
I <sub>CC1</sub> (Note 9)	V <sub>CC</sub> Current (Active) TTL Inputs	$\overline{\text{CE}} = V_{\text{IL}}, f = 5 \text{ MHz}$ Inputs = $V_{\text{IH}}$ or $V_{\text{IL}}, I/O = 0 \text{ mA}$		5	20	mA
I <sub>CC2</sub> (Note 9)	V <sub>CC</sub> Current (Active) CMOS Inputs	$\overline{\text{CE}} = \text{GND, f} = 5 \text{ MHz}$ Inputs = $V_{\text{CC}}$ or GND, I/O = 0 mA		3	10	mA
I <sub>CCSB1</sub>	V <sub>CC</sub> Current (Standby) TTL Inputs	CE = V <sub>IH</sub>		0.1	1	mA
I <sub>CCSB2</sub>	V <sub>CC</sub> Current (Standby) CMOS Inputs	$\overline{CE} = V_{CC}$		0.5	100	μΑ
Ipp	V <sub>PP</sub> Load Current	$V_{PP} = V_{CC}$			10	μΑ
V <sub>IL</sub>	Input Low Voltage		-0.1		0.8	V
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> + 1	V
V <sub>OL1</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			0.45	V
V <sub>OH1</sub>	Output High Voltage	$I_{OH} = -400 \mu A$	2.4			V
V <sub>OL2</sub>	Output Low Voltage	$I_{OL} = 0 \mu A$			0.1	V
V <sub>OH2</sub>	Output High Voltage	$I_{OH} = 0 \mu A$	V <sub>CC</sub> - 0.1			V

#### **AC Electrical Characteristics**

			NMC27C64Q/N						
Symbol	Parameter	Conditions	150,	E150	200, E20	00, M200	250,	M250	Units
			Min	Max	Min	Max	Min	Max	<u> </u>
tACC	Address to Output Delay	CE = OE = V <sub>IL</sub> PGM = V <sub>IH</sub>		150		200		250	ns
t <sub>CE</sub>	CE to Output Delay	$\overline{OE} = V_{IL}, \overline{PGM} = V_{IH}$		150		200		250	ns
toE	OE to Output Delay	$\overline{CE} = V_{IL}, \overline{PGM} = V_{IH}$		60		60		70	ns
t <sub>DF</sub>	OE High to Output Float	$\overline{CE} = V_{IL}, \overline{PGM} = V_{IH}$	0	60	0	60	0	60	ns
t <sub>CF</sub>	CE High to Output Float	$\overline{OE} = V_{IL}, \overline{PGM} = V_{IH}$	0	60	0	60	0	60	ns
<sup>t</sup> OH	Output Hold from Addresses, CE or OE, Whichever Occurred First	CE = OE = V <sub>IL</sub> PGM = V <sub>IH</sub>	0		0		0		ns

## Capacitance $T_A = +25^{\circ}C$ , f = 1 MHz (Note 2) NMC27C64Q

Symbol	Parameter	Conditions	Тур	Max	Units
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$	6	8	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	9	12	pF

## Capacitance $T_A = +25^{\circ}C$ , f = 1 MHz (Note 2) NMC27C64N


Symbol	Parameter	Conditions	Тур	Max	Units
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$	5	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	8	10	pF

## **AC Test Conditions**

Output Load Timing Measurement Reference Level 1 TTL Gate and  $C_L = 100 pF (Note 8)$ Inputs 0.8V and 2V Outputs 0.8V and 2V Input Rise and Fall Times ≤5 ns

Input Pulse Levels 0.45V to 2.4V

## AC Waveforms (Notes 6 & 9)



TL/D/8634-3

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested.

Note 3:  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{ACC}}-t_{\text{OE}}$  after the falling edge of  $\overline{\text{CE}}$  without impacting  $t_{\text{ACC}}$ .

Note 4: The  $t_{DF}$  and  $t_{CF}$  compare level is determined as follows: High to TRI-STATE, the measured  $V_{OH1}$  (DC) - 0.10V; Low to TRI-STATE, the measured  $V_{OL1}$  (DC) + 0.10V.

Note 5: TRI-STATE may be attained using  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ .

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between  $V_{\mbox{\footnotesize{CC}}}$  and GND.

Note 7: The outputs must be restricted to  $V_{CC} + 1.0V$  to avoid latch-up and device damage.


Note 8: 1 TTL Gate:  $I_{OL}=$  1.6 mA,  $I_{OH}=-400~\mu A$ .

C<sub>L</sub>: 100 pF includes fixture capacitance.

Note 9:  $V_{\mbox{\footnotesize{PP}}}$  may be connected to  $V_{\mbox{\footnotesize{CC}}}$  except during programming.

Note 10: Inputs and outputs can undershoot to  $-2.0\mathrm{V}$  for 20 ns Max.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>AS</sub>	Address Setup Time		2			μs
toes	OE Setup Time		2			μs
t <sub>CES</sub>	CE Setup Time		2			μs
t <sub>DS</sub>	Data Setup Time		2			μs
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time		2			μs
t <sub>VCS</sub>	V <sub>CC</sub> Setup Time		2			μs
<sup>t</sup> AH	Address Hold Time		0			μs
t <sub>DH</sub>	Data Hold Time		2			μs
t <sub>DF</sub>	Output Enable to Output Float Delay	CE = V <sub>IL</sub>	0		130	ns
t <sub>PW</sub>	Program Pulse Width		0.45	0.5	0.55	ms
t <sub>OE</sub>	Data Valid from OE	CE = V <sub>IL</sub>			150	ns
Ірр	V <sub>PP</sub> Supply Current During Programming Pulse	$\frac{\overline{CE} = V_{IL}}{\overline{PGM} = V_{IL}}$			30	mA
Icc	V <sub>CC</sub> Supply Current				10	mA
TA	Temperature Ambient		20	25	30	°C
V <sub>CC</sub>	Power Supply Voltage		5.75	6.0	6.25	٧
V <sub>PP</sub>	Programming Supply Voltage		12.2	13.0	13.3	٧
t <sub>FR</sub>	Input Rise, Fall Time		5			ns
V <sub>IL</sub>	Input Low Voltage			0.0	0.45	٧
V <sub>IH</sub>	Input High Voltage		2.4	4.0		٧
t <sub>IN</sub>	Input Timing Reference Voltage		0.8	1.5	2.0	٧
t <sub>OUT</sub>	Output Timing Reference Voltage		0.8	1.5	2.0	V



TL/D/8634-6

Note 1: National's standard product warranty applies to devices programmed to specifications described herein.

OE 2V 0.8V


Note 2: V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. The EPROM must not be inserted into or removed from a board with voltage applied to V<sub>PP</sub> or V<sub>CC</sub>.

Note 3: The maximum absolute allowable voltage which may be applied to the V<sub>PP</sub> pin during programming is 14V. Care must be taken when switching the V<sub>PP</sub> supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 μF capacitor is required across V<sub>PP</sub>, V<sub>CC</sub> to GND to suppress spurious voltage transients which may damage the device.

Note 4: Programming and program verify are tested with the interactive Program Algorithm, at typical power supply voltages and timings.

http://www.national.com

6



## **Functional Description**

#### **DEVICE OPERATION**

The six modes of operation of the NMC27C64 are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are  $V_{CC}$  and  $V_{PP}$ . The  $V_{PP}$  power supply must be at 13.0V during the three programming modes, and must be at 5V in the other three modes. The  $V_{CC}$  power supply must be at 6V during the three programming modes, and at 5V in the other three modes.

#### **Read Mode**

The NMC27C64 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\text{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\text{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. The programming pin ( $\overline{\text{PGM}}$ ) should be at  $V_{IH}$  except during programming. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{\text{CE}}$  to output ( $t_{CE}$ ). Data is available at the outputs  $t_{OE}$  after the falling edge of  $\overline{\text{OE}}$ , assuming that  $\overline{\text{CE}}$  has been low and addresses have been stable for at least  $t_{ACC}$ –to\_E.

The sense amps are clocked for fast access time.  $V_{CC}$  should therefore be maintained at operating voltage during read and verify. If  $V_{CC}$  temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to insure proper output data.

#### Standby Mode

The NMC27C64 has a standby mode which reduces the active power dissipation by 99%, from 55 mW to 0.55 mW. The NMC27C64 is placed in the standby mode by applying a CMOS high signal to the  $\overline{\text{CE}}$  input. When in standby mode, the outputs are in a high impedance state, independent of the  $\overline{\text{OE}}$  input.

#### **Output OR-Tying**

Because NMC27C64s are usually used in larger memory arrays, National has provided a 2-line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that  $\overline{CE}$  (pin 20) be decoded and used as the primary device selecting function, while  $\overline{OE}$  (pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

#### **Programming**

CAUTION: Exceeding 14V on pin 1 ( $V_{PP}$ ) will damage the NMC27C64.

Initially, all bits of the NMC27C64 are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be presented in the data word. A "0" cannot be changed to a "1" once the bit has been programmed.

The NMC27C64 is in the programming mode when the V<sub>PP</sub> power supply is at 13.0V and  $\overline{OE}$  is at V<sub>IH</sub>. It is required that at least a 0.1  $\mu$ F capacitor be placed across V<sub>PP</sub>, V<sub>CC</sub> to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

For programming,  $\overline{\text{CE}}$  should be kept TTL low at all times while Vpp is kept at 13.0V.

When the address and data are stable, an active low, TTL program pulse is applied to the  $\overline{\text{PGM}}$  input. A program pulse must be applied at each address location to be programmed. The NMC27C64 is designed to be programmed with interactive programming, where each address is programmed with a series of 0.5 ms pulses until it verifies (up to a maximum of 20 pulses or 10 ms). The NMC27C64 must not be programmed with a DC signal applied to the  $\overline{\text{PGM}}$  input

Programming multiple NMC27C64s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C64s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the  $\overline{\text{PGM}}$  input programs the paralleled NMC27C64s. If an application requires erasing and reprogramming, the NMC27C64Q UV erasable PROM in a windowed package should be used.

**TABLE I. Mode Selection** 

Pins Mode	CE (20)	ŌE (22)	PGM (27)	V <sub>PP</sub> (1)	V <sub>CC</sub> (28)	Outputs (11–13, 15–19)
Read	V <sub>IL</sub>	V <sub>IL</sub>	VIH	5V	5V	D <sub>OUT</sub>
Standby	V <sub>IH</sub>	Don't Care	Don't Care	5V	5V	Hi-Z
Output Disable	Don't Care	V <sub>IH</sub>	VIH	5V	5V	Hi-Z
Program	V <sub>IL</sub>	V <sub>IH</sub>		13V	6V	D <sub>IN</sub>
Program Verify	V <sub>IL</sub>	V <sub>IL</sub>	VIH	13V	6V	D <sub>OUT</sub>
Program Inhibit	V <sub>IH</sub>	Don't Care	Don't Care	13V	6V	Hi-Z

## Functional Description (Continued)

#### **Program Inhibit**

Programming multiple NMC27C64s in parallel with different data is also easily accomplished. Except for  $\overline{\text{CE}}$  all like inputs (including  $\overline{\text{OE}}$  and  $\overline{\text{PGM}}$ ) of the parallel NMC27C64 may be common. A TTL low level program pulse applied to an NMC27C64's PGM input with  $\overline{\text{CE}}$  at  $V_{\text{IL}}$  and  $V_{\text{PP}}$  at 13.0V will program that NMC27C64. A TTL high level  $\overline{\text{CE}}$  input inhibits the other NMC27C64s from being programmed.

#### **Program Verify**

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with  $V_{PP}$  at 13.0V.  $V_{PP}$  must be at  $V_{CC}$ , except during programming and program verify.

#### MANUFACTURER'S IDENTIFICATION CODE

The NMC27C64 has a manufacturer's identification code to aid in programming. The code, shown in Table II, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NMC27C64 is "8FC2", where "8F" designates that it is made by National Semiconductor, and "C2" designates a 64k part.

The code is accessed by applying 12V  $\pm$  0.5V to address pin A9. Addresses A1-A8, A10-A12,  $\overline{\text{CE}}$ , and  $\overline{\text{OE}}$  are held at V<sub>IL</sub>. Address A0 is held at V<sub>IL</sub> for the manufacturer's code, and at V<sub>IH</sub> for the device code. The code is read out on the 8 data pins. Proper code access is only guaranteed at 25°C  $\pm$  5°C.

The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in a EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

#### **ERASURE CHARACTERISTICS**

The erasure characteristics of the NMC27C64 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å-4000Å range.

After programming, opaque labels should be placed over the NMC27C64's window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents. The recommended erasure procedure for the NMC27C64 is exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of 15W-sec/cm².

The NMC27C64 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NMC27C64 erasure time for various light intensities.

An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

#### SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, I<sub>CC</sub>, has three segments that are of interest to the system designer-the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated V<sub>CC</sub> transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between V<sub>CC</sub> and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7  $\mu F$  bulk electrolytic capacitor should be used between  $V_{\mbox{\footnotesize CC}}$  and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Identification Code

Pins	A <sub>0</sub> (10)	O <sub>7</sub> (19)	O <sub>6</sub> (18)	O <sub>5</sub> (17)	O <sub>4</sub> (16)	O <sub>3</sub> (15)	O <sub>2</sub> (13)	O <sub>1</sub> (12)	O <sub>0</sub> (11)	Hex Data
Manufacturer Code	V <sub>IL</sub>	1	0	0	0	1	1	1	1	8F
Device Code	VIH	1	1	0	0	0	0	1	0	C2

TABLE III. Minimum NMC27C64 Erasure Time


Light Intensity (Micro-Watts/cm <sup>2</sup> )	Erasure Time (Minutes)			
15,000	20			
10,000	25			
5,000	50			

## Physical Dimensions inches (millimeters) unless otherwise noted 1.450 MA [36.83] $R_{[0.54]}^{0.025}$ 0.520±0.006 RU.030-0.055 TYP C.590-C.620 [14.99-15.75] - GLASS SEALANT 0.225 MAX TYP 9.125 MIN TY [3.18] 0.010±0.002 [0.25±0.05] TYP 0.685 +0.025 -0.060 [17.40 +0.64] 0.020-0.070 [0.51-1.78] TYF JZ8A-O (REV. C) Dual-In-Line Package (Q) Order Number NMC27C64Q NS Package Number J28AQ 28 27 25 25 24 23 22 21 20 19 18 17 16 15 0.510 ± 0.005 (12.95 ± 0.127) (+)1 2 3 4 5 6 7 8 9 10 11 12 13 14 1.393 - 1.420 (35.38 - 36.07) 0.600 - 0.620 (15.24 - 15.75) 0.050 (1.270) TYP 0.145 - 0.210 (3.583 - 5.334 0.580 MJ (14.73) $\begin{array}{r} 0.525 + 0.025 \\ -0.015 - 0.035 \\ \hline (15.83 + 0.635) \\ -0.381 \end{array}$ **Dual-In-Line Package (N)** Order Number NMC27C64N NS Package Number N28B

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.