SHARP

Advance Information

LH52V1036C4

32K × 36 Synchronous SRAM

+3.3 V Supply, Fully Registered Inputs, Outputs, and Burst Counter

FEATURES

- Fast Access Times: 7, 10, 12, and 15 ns
- Fast OE: 5, 6, 7, and 8 ns
- Single +3.3 V ±5% Power Supply
- 5 V-Tolerant I/O
- · Common Data Inputs and Data Outputs
- Individual BYTE WRITE Control
- Three Chip Enables for Simple Depth Expansion
- Clock Controlled, Registered, Address, Data I/O and Control for Fully Pipelined Applications
- Internally Self-Timed WRITE Cycle
- · WRITE Pass-Through Capability
- Burst Control Pins (486/Pentium™ Burst Sequence)
- 100-Lead TQFP Package for High Density, High Speed
- Low Capacitive Bus Loading
- High 30 pF Output Drive Capability at Rated Access Time
- Parity Disable Function for 32-Bit Operation
- Timing
 7 ns Access/15 ns Cycle
 10 ns Access/20 ns Cycle
 12 ns Access/25 ns Cycle
 15 ns Access/30 ns Cycle
- Package: 100-pin TQFP

FUNCTIONAL DESCRIPTION

The Sharp Synchronous SRAM family employs highspeed, low-power CMOS designs using a four-transistor memory cell. Sharp SRAMs are fabricated using doublelayer metal, double-layer polysilicon technology.

The LH52V1036C4 SRAM integrates a 32K \times 36 SRAM core with advanced synchronous peripheral circuitry, a 2-bit burst counter and output register. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input (CLK). The synchronous inputs include all addresses, all data inputs, active LOW chip enable, two additional chip enables for easy depth expansion ($\overline{\text{CE}}_2$, CE_2), burst control inputs ($\overline{\text{ADSC}}$, $\overline{\text{ADSP}}$, $\overline{\text{ADV}}$) and the byte write enables ($\overline{\text{BW}}_1$, $\overline{\text{BW}}_2$, $\overline{\text{BW}}_3$).

Asynchronous inputs include the output enable (OE) and the clock (CLK). The data-out (Q), enabled by OE, is also asynchronous. The output register is controlled by the clock. WRITE cycles can be from one to four bytes wide as controlled by the byte write enables.




Figure 1. Pin Connections for TQFP Package

Burst operation can be initiated with either address status processor (ADSP) or address status controller (ADSC) input pins. Subsequent burst addresses can be internally generated as controlled by the burst advance pin (ADV).

Address and write control are registered on-chip to simplify WRITE cycles. This allows self-timed WRITE cycles. Individual byte enables allow individual bytes to be written. WRITE pass-through makes written data im-

mediately available at the output register during the READ cycle following a WRITE as controlled solely by $\overline{\text{OE}}$ to improve cache system response.

The LH52V1036C4 operates from a +3.3 V power supply and all inputs and outputs are TTL compatible and 5 V tolerant. The device is ideal for Pentium (P5) pipelined applications and 32, 64 and 72-bit wide applications.




Figure 2. LH52V1036C4 Block Dlagram

Advance Information

PIN DESCRIPTIONS

TQFP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
37, 36, 35, 34, 33, 32, 100, 99, 82, 81, 44, 45, 46, 47, 48	A0-A14	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
93, 94, 95, 96	BW ₁ , BW ₂ , BW ₃ , BW ₄	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written and must meet the setup and hold times around the rising edge of CLK. A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle. BW1 controls DQ1-DQ8 and DQP1. BW2 controls DQ9-DQ16 and DQP2. BW3 controls DQ17-DQ24 and DQP3. BW4 controls DQ25-DQ32 and DQP4. Data I/O are tristated if any of these four inputs are L^DW.
89	CLK	Input	Clock: This signal latches the address, data, chip enables, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
98	CE	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and conditions internal use of ADSP. This input is sampled only when a new external address is loaded.
92	CE₂	Input	Synchronous Chip Enable: This active LOW input is used to enable the device. This input is sampled only when a new external address is loaded. This input can be used for memory depth expansion.
97	CE2	Input	Synchronous Chip Enable: This active HIGH input is used to enable the device. This input is sampled only when a new external address is loaded. This input can be used for memory depth expansion.
86	ŌĒ	Input	Output Enable: This active LOW asynchronous input enables the data I/O output drivers.
83	ĀDV	Input	Synchronous Address Advance: This active LOW input is used to advance the internal burst counter, controlling burst access after the external address is loaded. A HIGH on this pin effectively causes wait states to be generated (no address advance). This pin must be HIGH at the rising edge of the first clock after an ADSP cycle is initiated if a WRITE cycle is desired (to ensure use of correct address).
84	ADSP	Input	Synchronous Address Status Processor: This active LOW input interrupts any ongoing burst, causing a new external address to be latched. A READ is performed using the new address, independent of the byte write enables and ADSC but dependent upon CE2 and CE2. ADSP is ignored if CE is HIGH. Power-down state is entered if CE2 is LOW or CE2 is HIGH.
85	ADSC	Input	Synchronous Address Status Controller. This active LOW input interrupts any ongoing burst and causes a new external address to be latched. A READ or WRITE is performed using the new address if all chip enables are active. Power-down state is entered if one or more chip enables are inactive.

Advance information

Page 3

....

TQFP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
14, 16, 31, 38, 39, 42, 43, 49, 50, 64, 66, 88	NC	-	No Connect: These signals are not internally connected.
52, 53, 56, 57, 58, 59, 62, 63, 68, 69, 72, 73, 74, 75, 78, 79, 2, 3, 6, 7, 8, 9, 12, 13, 18, 19, 22, 23, 24, 25, 28, 29	DQ1-DQ32	Input/Output	SRAM Data I/O: Byte 1 is DQ ₁ -DQ ₈ ; Byte 2 is DQ ₂ -DQ ₁₆ ; Byte 3 is DQ ₁₇ -DQ ₂₄ ; Byte 4 is DQ ₂₅ -DQ ₃₂ . Input data must meet setup and hold times around the rising edge of CLK.
51, 80, 1, 30	DQP1-DQP4	Input/Output	Parity Data I/O: Byte 1 Parity is DQP1; Byte 2 Parity is DQP2; Byte 3 Parity is DQP3; Byte 4 Parity is DQP4.
87	PDIS	Input	Parity Disable: When HIGH, this input disables DQP ₁ through DQP ₄ for 32-bit data bus width. A LOW on PDIS enables control of DQP ₁ through DQP ₄ in the same manner as DQ ₁ -DQ ₂₂ are controlled.
15, 41, 65, 91	Vcc	Supply	Power Supply: +3.3 V ±5%
17, 40, 67, 90	Vss	Supply	Ground: GND
4, 11, 20, 27, 54, 61, 70, 77	VccQ	Supply	Isolated Output Buffer Supply: +3.3 V ±5%
5, 10, 21, 26, 55, 60, 71, 76	VssQ	Supply	Isolated Output Buffer Ground: GND

Page 4

Advance Information

PASS-THROUGH TRUTH TABLE

PREVIOUS CYCLE		PRESENT CY	CLE			NEXT CYCLE
OPERATION	BWs	OPERATION	CE	BWs	OE	OPERATION
Initiate WRITE cycle, all bytes Address = A(n-1), data = D(n-1)			L	Н	L	Read D(n)
Initiate WRITE cycle, all bytes Address = A(n-1), data = D(n-1)	All L	No new cycle Q = D(n-1)	Н	н	L	No carryover from previous cycle
Initiate WRITE cycle, all bytes Address = A(n-1), data = D(n-1)	All L	No new cycle Q = HIGH-Z	Н	н	н	No carryover from previous cycle
Initiate WRITE cycle, one byte Address = A(n-1), data = D(n-1)	One L	No new cycle Q = D(n-1) for one byte	н	. н	L	No carryover from previous cycle

NOTE:

Previous cycle may be either BURST or NONBURST cycle.

BURST SEQUENCE TABLE

OPERATION		ADDRESS USED								
	A14-A2	A ₁	Ao							
First access, latch external address	A14-A2	A ₁	Ao							
Second access (first burst address)	Latched A ₁₄ -A ₂	Latched A ₁	Latched Ao							
Third access (second burst address)	Latched A ₁₄ -A ₂	Latched A ₁	Latched A ₀							
Fourth access (third burst address)	Latched A ₁₄ -A ₂	Latched A ₁	Latched Ao							

NOTE:

The burst sequence wraps around to its initial state upon completion.

BURST ADDRESS TABLE

FIRST ADDRESS	SECOND ADDRESS	THIRD ADDRESS	FOURTH ADDRESS
X X00	X X01	X X10	X X11
X X01	X X00	X X11	X X10
X X10	XX11	X X00	X X01
X X11	X X10	X X01	X X00

Advance Information Page 5

.....

TRUTH TABLE

OPERATION	ADDRESS USED	CE	Œ₂	CE₂	ADSP	ADSC	ADV	WRITE	ŌĒ	CLK	ρα
Deselected Cycle, Power-down	None	Н	х	Х	х	L	Х	Х	Х	L-H	High-Z
Deselected Cycle, Power- down	None	L	х	L	L	×	Х	х	Х	L-H	High-Z
Deselected Cycle, Power- down	None	L	н	X	L	x	Х	х	Х	L-H	High-Z
Deselected Cycle, Power- down	None	L	×	L	Н	L	Х	Х	Х	L-H	High-Z
Deselected Cycle, Power- down	None	L	H₄	X	н	L	Х	Х	х	L-H	High-Z
READ Cycle, Begin Burst	External	اـ	L	H	L	X	Х	Х	L	L-H	Q
READ Cycle, Begin Burst	External	اد	L	Н	L	Х	Х	ΧĪ	Н	L-H	High-Z
WRITE Cycle, Begin Burst	External	L	L	Ι	Н	L	Х	L	X	L-H	D
READ Cycle, Segin Surst	External	L	L	Н	Н	L	X	Ή	L	L-H	a
READ Cycle, Begin Burst	External	اد	L	Ι	Ή	L	X	Ι	Н	L-H	High-Z
READ Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Η	L	L-H	Q
READ Cycle, Continue Burst	Next	Х	X	Х	н	Н	L	H	Н	L-H	High-Z
READ Cycle, Continue Burst	Next	H	Х	Х	X	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	I	Х	X	Х	Н	L	Н	Н	L-H	High-Z
WRITE Cycle, Continue Burst	Next	Х	Х	Х	Н	н	L	L	Х	L-H	D
WRITE Cycle, Continue Burst	Next	H	Х	Х	Х	н	L	L	Х	L-H	D
READ Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	H	H	L	L-H	Q
READ Cycle, Suspend Burst	Current	X	Х	Х	Н	Н	Н	Н	Н	L-H	High-Z
READ Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	н	L	Ļ	Q
READ Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Η	Н	L-H	High-Z
WRITE Cycle, Suspend Burst	Current	X	Х	Х	Н	н	Н	L	X	L-H	D
WRITE Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	L	Х	L-H	D

NOTES:

- X means 'don't care.' H means logic HIGH. L means logic LOW. WRITE = L means any one or more byte write enable signals (BW₁, BW₂, BW₃ or BW₄) are LOW. WRITE = H means all byte write enable signals are HIGH.
- 2. BW1 enables writes to Byte 1 (DQ1-DQ8, DQP1). BW2 enables writes to Byte 2 (DQ9-DQ16, DQP2). BW3 enables writes to Byte 3 (DQ17-DQ24, DQP3). BW4 enables writes to Byte 4 (DQ25-DQ32, DQP4).
- 3. All inputs except OE must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
- 4. Wait states are inserted by suspending burst.
- 5. For a write operation following a read operation, \overline{OE} must be HIGH before the input data required setup time and held HIGH throughout the input data hold time.
- 6. This is device contains circuitry that will ensure the outputs will be in High-Z during power-up.
- 7. PDIS disables the DQP lines when HIGH and enables the DQP lines when LOW.
- 8. ADSF LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more byte write enable signals LOW for the subsequent L-H edge of CLK. Refer to WRITE timing diagram for clarification.

Advance Information

ABSOLUTE MAXIMUM RATINGS 1

PARAMETER	RATING				
Voltage on Vcc Supply Relative to Vss	-0.5 V to +4.6 V				
Vin	-0.5 V to +6 V				
Storage Temperature (Plastic)	-55°C to +150°C				
Junction Temperature	+150°C				
Power Dissipation	1.6 W				
Short Circuit Output Current	100 mA				

NOTE:

ELECTRICAL CHARACTERISTICS

(0°C \leq T_A \leq 70°C; T_C \leq 110°C; V_{CC} = 3.3 V \pm 5% unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.0	5.5	٧	1, 2
Input Low (Logic 0) Voltage		V _{IL}	-0.3	0.8	٧	1, 2
Input Leakage Current	0 V ≤ VIN ≤ VCC	lu	-1	1	μА	
Output Leakage Current	Output(s) Disabled, 0 V ≤ Vout ≤ Vcc	ILO	<u>-</u> 1	1	μА	
Output High Voltage	lon = -4.0 mA	V _{OH}	2.4		V	1
Output Low Voltage	loL = 8.0 mA	V _{OL}		0.4	V	_ 1
Supply Voltage		V _{CC}	3.1	3.5	V	1

NOTES:

- 1. All voltages referenced to Vss (GND).
- 2. Overshoot: V_{IH} ≤ +6.0 V for t ≤ txc/2. Undershoot: V_{IL} ≥ −2.0 V for t ≤ txc/2. Power-up: V_{IH} ≤ +6.0 V and V_{CC} ≤ 3.1 V for t ≤ 200 msec.

Advance Information Page 7

Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is
not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C \leq T_A \leq 70°C; T_C \leq 110°C; V_{CC} = 3.3 V \pm 5% unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	TYPICAL		MA		UNITS	NOTES	
DESCRIPTION	CONDITIONS	STINDOL	IIFICAL	- 7	-10	-12	-15		
Power Supply Current: Operating	Device Selected; all inputs ≤ V _{IL} or ≥ V _{IH} ; cycle time ≥ t _{KC} min; V _{CC} = MAX; outputs open	Icc	150	250	210	180	165	mA	1, 2, 3
Power Supply Current: Idle	Device Selected; ADSC, ADSP, ADV ≥ V _{IH} ; all inputs ≤ V _{IL} or ≥ V _{IH} ; V _{CC} = MAX; cycle time ≥ t _{KC} min ⁴	I _{SB1}	50	85	70	60	55	mA	2, 3
CMOS Standby	Device Deselected; Vcc = MAX; all inputs ≤ Vss +0.2 or ≥ Vcc -0.2; all inputs static; CLK frequency = 0	SB2	0.2	2	2	2	2	mA	2, 3
TTL Standby	Device Deselected; all inputs ≤ V _{IL} or ≥ V _{IH} ; all inputs static; Vcc = MAX; CLK frequency = 0	l _{SB3}	10	18	18	18	18	mA	2, 3
Clock Running	Device Deselected; all inputs ≤ V _{IL} or ≥ V _{IH} ; V _{CC} = MAX; CLK cycle time ≥ t _{KC} min	I _{SB4}	20	35	30	25	20	mA	2, 3

NOTES:

- 1. Icc is given with no output current. Icc increases with greater output loading and faster cycle times.
- Device Deselected' means device is in POWER-DOWN mode as defined in the truth table, 'Device Selected' means device is active (not in POWER-DOWN mode).
- 3. Typical values are measured at 3.3 V, 25°C and 20 ns cycle time.

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1 MHz	Cı	3	4	рF	1
Input/Output Capacitance (DQ)	Vcc = 3.3 V	Co	5	6	pF	1

NOTE:

THERMAL CONSIDERATIONS

DESCRIPTION	CONDITIONS	SYMBOL	TYP	UNITS	NOTES
Thermal Resistance - Junction to Ambient	Still Air	ALθ	65	°C/W	
Thermal Resistance - Junction to Case	Juli All	მაი	6	.c\M	
Maximum Case Temperature		TC	110	°C	1

NOTE:

Advance information

^{1.} This parameter is sampled.

^{1.} Sharp does not warrant the functionality or reliability of any product in which the case temperature exceeds 110°C. Care should be taken to limit case temperature to acceptable levels.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS 1 (O°C \leq T_A \leq 70°C; V_{CC} = 3.3 V \pm 5%)

DECORIGE ON	SYMBOL	_	7		10	-12		-15		UNITS	NOTES
DESCRIPTION	STMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
	_		CLC	СК							,
Clock Cycle Time	t _{KC}	15		20		25		30		ns	<u> </u>
Clock HIGH Time	ţкн	5		7		9		11		ns	
Clock LOW Time	t _{KL}	5		7		9		11		ns	
		C	UTPU	TIME	S				,		,
Clock to Output Valid	t _{KQ}		7		10		12		15	ns	<u></u>
Clock to Output Invalid	t _{KQX}	3		3		3		3		ns	
Clock to Output in Low-Z	tkalz	5		6		6		6		ns	2, 3
Clock to Output in High-Z	t _{KQHZ}	-	5		6		6		6	ns	2, 3
OE to Output Valid	[†] OEQ		5		6		7		8	ns	4
OE to Output in Low-Z	t _{oel} z	0		0		0		0		ns	2, 3
OE to Output in High-Z	t _{OEHZ}		5		6		6		6	ns	2, 3
•-			SETUP	TIMES	5	,			· · · · · · · · · · · · · · · · · · ·	,	·
Address	t _{AS}	2.5		3		3		3		ns	5, 6
Address Status (ADSC, ADSP)	t _{adss}	2.5		3		3		3		ns	5, 6
Address Advance (ADV)	taas	2.5		3		3		3		ns	5, 6
Byte Write Enables (BW ₁ , BW ₂ , BW ₃ , BW ₄)	tws	2.5		3		3		3		ns	5, 6
Data in	tos	2.5		3		3		3		ns	5, 6
Chip Enables (CE, CE2, CE2)	tces	2.5		3		3	<u> </u>	3_		ns	5, 6
			HOLD	TIMES		,	,		,	,	
Address	t _{ah}	0.5		0.5		0.5		0.5		ns	5, 6
Address Status (ADSC, ADSP)	t _{AOSH}	0.5		0.5		0.5		0.5		ns	5, 6
Address Advance (ADV)	t _{aah}	0.5		0.5		0.5		0.5		ns	5, 6
Byte Write Enables (BW ₁ , BW ₂ , BW ₃ , BW ₄)	twн	0.5		0.5		0.5		0.5		ns	5, 6
Data In	t _o	0.5		0.5		0.5		0.5		ns	5, 6
Chip Enables (CE, CE2, CE2)	t _{CEH}	0.5		0.5		0.5		0.5		ns	5, 6

NOTES:

- 1. Test conditions as specified with the output loading as shown in Figure 3 unless otherwise noted.
- 2. Output loading is specified with CL = 5 pF as in Figure 4. Transition is measured ±500 mV from steady state voltage.
- 3. At any given temperature and voltage condition, tronz is less than tronz and toenz is less than toenz.
- 4. OE is a 'don't care' when a byte write enable is sampled LOW.
- 5. A READ cycle is defined by byte write enables all HIGH or ADSP LOW for the required setup and hold times. A WRITE cycle is defined by at least one byte write enable LOW and ADSP HIGH for the required setup and hold times.
- 6. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when either ADSP or ADSC is LOW and chip enabled. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when chip is enabled. Chip enable must be valid at each rising edge of CLK (when either ADSP or ADSC is LOW) to remain enabled.

Advance Information

e5.

AC TEST CONDITIONS

PARAMETER	RATING
Input Pulse Levels	Vss to 3.0 V
Input Rise and Fall Times	1.5 ns
Input Timing Reference Levels	1.5 V
Output Reference Levels	1.5 V
Output Load	See Figures 3 and 4




Figure 4. Output Load Equivalent




Figure 3. Output Load Equivalent

Advance information

8180798 0010337 053




Figure 5. Read Timing

. . .

Advance information

Page 11

🕶 8180798 0010338 T9T 🚥




Figure 6. Write Timing

Advance Information

Page 12

:::




Figure 7. Read/Write Timing

Advance Information Page 13

-- 8180798 0010340 648 **--**

APPLICATION INFORMATION

32-Bit Wide Systems

LH52V1036C4

The Sharp 32K × 36 Synchronous SRAM may be used in a 32-bit-wide system without the use of any external components by connecting PDIS to V_{∞} . This disables the output buffer on the data parity input/output lines (DQP, DQP2, DQP3 and DQP4).

Load Derating Curves

The Sharp 32K × 36 Synchronous SRAM timing is dependent upon the capacitive loading on the outputs. The data sheet is written assuming a load of 30 pF. Access time changes with load capacitance as follows:

 $\Delta t_{KO} = 0.03 \text{ ns/pF} \times \Delta C_L \text{ pF}$

NOTE: this is preliminary information subject to change.

For example, if the SRAM loading is 22 pF, ΔC_1 is -8 pF (8 pF less than rated load). The clock to valid output time of the SRAM is reduced by $0.03 \times 8 = 0.24$ ns. If the device is a 7 ns part, the worse case t_{kc} becomes 6.76 ns.

Consult the factory for copies of I/O current versus voltage curves and SPICE models.

Depth Expansion

The Sharp 32K × 36 Synchronous SRAM incorporates two additional chip enables to facilitate simple depth expansion. This permits easy cache upgrades from 32K depth to 64K depth with no extra logic as shown in Figure 8.




Figure 8. Depth Expansion from 32K x 36 to 64K x 36

Advance Information Page 14

8180798 0010341 584 1

APPLICATION EXAMPLES




Figure 9. 128K Byte Secondary Cache with Parity and Burst for 50 MHz 80486 Using One LH52V1036-10 Synchronous SRAM




Figure 10, 256K Byte Secondary Cache with Parity and Burst for 66 MHz Pentium Microprocessor Using Two LH52V1036-7 Synchronous SRAMs

Advance Information Page 15

8180798 0010342 410 **11**

...