

**+3.3 V Supply, Fully Registered Inputs, Outputs, and Burst Counter**

**FEATURES**

- Fast Access Times: 7, 10, 12, and 15 ns
- Fast  $\overline{OE}$ : 5, 6, 7, and 8 ns
- Single +3.3 V  $\pm 5\%$  Power Supply
- 5 V-Tolerant I/O
- Common Data Inputs and Data Outputs
- Individual BYTE WRITE Control
- Three Chip Enables for Simple Depth Expansion
- Clock Controlled, Registered, Address, Data I/O and Control for Fully Pipelined Applications
- Internally Self-Timed WRITE Cycle
- WRITE Pass-Through Capability
- Burst Control Pins (486/Pentium™ Burst Sequence)
- 100-Lead TQFP Package for High Density, High Speed
- Low Capacitive Bus Loading
- High 30 pF Output Drive Capability at Rated Access Time
- Parity Disable Function for 32-Bit Operation
- Timing
  - 7 ns Access/15 ns Cycle
  - 10 ns Access/20 ns Cycle
  - 12 ns Access/25 ns Cycle
  - 15 ns Access/30 ns Cycle
- Package: 100-pin TQFP

**FUNCTIONAL DESCRIPTION**

The Sharp Synchronous SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Sharp SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

The LH52V1036C4 SRAM integrates a 32K × 36 SRAM core with advanced synchronous peripheral circuitry, a 2-bit burst counter and output register. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input (CLK). The synchronous inputs include all addresses, all data inputs, active LOW chip enable, two additional chip enables for easy depth expansion ( $\overline{CE}_2$ ,  $\overline{CE}_3$ ), burst control inputs (ADSC, ADSP, ADV) and the byte write enables ( $\overline{BW}_1$ ,  $\overline{BW}_2$ ,  $\overline{BW}_3$ ,  $\overline{BW}_4$ ).

Asynchronous inputs include the output enable ( $\overline{OE}$ ) and the clock (CLK). The data-out (Q), enabled by  $\overline{OE}$ , is also asynchronous. The output register is controlled by the clock. WRITE cycles can be from one to four bytes wide as controlled by the byte write enables.




Figure 1. Pin Connections for TQFP Package

Burst operation can be initiated with either address status processor (ADSP) or address status controller (ADSC) input pins. Subsequent burst addresses can be internally generated as controlled by the burst advance pin (ADV).

Address and write control are registered on-chip to simplify WRITE cycles. This allows self-timed WRITE cycles. Individual byte enables allow individual bytes to be written. WRITE pass-through makes written data im-

mediately available at the output register during the READ cycle following a WRITE as controlled solely by  $\overline{OE}$  to improve cache system response.

The LH52V1036C4 operates from a +3.3 V power supply and all inputs and outputs are TTL compatible and 5 V tolerant. The device is ideal for Pentium (P5) pipelined applications and 32, 64 and 72-bit wide applications.




Figure 2. LH52V1036C4 Block Diagram

## PIN DESCRIPTIONS

| TQFP PIN NUMBER(S)  | SYMBOL   | TYPE  | DESCRIPTION   |
|---|--|-------|---|
| 37, 36, 35, 34, 33, 32, 100, 99, 82, 81, 44, 45, 46, 47, 48 | A <sub>0</sub> -A <sub>14</sub>                                      | Input | Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.   |
| 93, 94, 95, 96  | $\overline{BW}_1, \overline{BW}_2, \overline{BW}_3, \overline{BW}_4$ | Input | Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written and must meet the setup and hold times around the rising edge of CLK. A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle. $\overline{BW}_1$ controls DQ <sub>1</sub> -DQ <sub>8</sub> and DQP <sub>1</sub> . $\overline{BW}_2$ controls DQ <sub>9</sub> -DQ <sub>16</sub> and DQP <sub>2</sub> . $\overline{BW}_3$ controls DQ <sub>17</sub> -DQ <sub>24</sub> and DQP <sub>3</sub> . $\overline{BW}_4$ controls DQ <sub>25</sub> -DQ <sub>32</sub> and DQP <sub>4</sub> . Data I/O are tristated if any of these four inputs are LOW. |
| 89  | CLK  | Input | Clock: This signal latches the address, data, chip enables, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.   |
| 98  | $\overline{CE}$  | Input | Synchronous Chip Enable: This active LOW input is used to enable the device and conditions internal use of ADSP. This input is sampled only when a new external address is loaded.  |
| 92  | $\overline{CE}_2$  | Input | Synchronous Chip Enable: This active LOW input is used to enable the device. This input is sampled only when a new external address is loaded. This input can be used for memory depth expansion.   |
| 97  | CE <sub>2</sub>  | Input | Synchronous Chip Enable: This active HIGH input is used to enable the device. This input is sampled only when a new external address is loaded. This input can be used for memory depth expansion.  |
| 86  | $\overline{OE}$  | Input | Output Enable: This active LOW asynchronous input enables the data I/O output drivers.  |
| 83  | $\overline{ADV}$   | Input | Synchronous Address Advance: This active LOW input is used to advance the internal burst counter, controlling burst access after the external address is loaded. A HIGH on this pin effectively causes wait states to be generated (no address advance). This pin must be HIGH at the rising edge of the first clock after an ADSP cycle is initiated if a WRITE cycle is desired (to ensure use of correct address).   |
| 84  | $\overline{ADSP}$  | Input | Synchronous Address Status Processor: This active LOW input interrupts any ongoing burst, causing a new external address to be latched. A READ is performed using the new address, independent of the byte write enables and $\overline{ADSC}$ but dependent upon CE <sub>2</sub> and $\overline{CE}_2$ . ADSP is ignored if $\overline{CE}$ is HIGH. Power-down state is entered if CE <sub>2</sub> is LOW or $\overline{CE}_2$ is HIGH.   |
| 85  | $\overline{ADSC}$  | Input | Synchronous Address Status Controller: This active LOW input interrupts any ongoing burst and causes a new external address to be latched. A READ or WRITE is performed using the new address if all chip enables are active. Power-down state is entered if one or more chip enables are inactive.   |

| TQFP PIN NUMBER(S)   | SYMBOL                             | TYPE         | DESCRIPTION  |
|--|------------------------------------|--------------|--|
| 14, 16, 31, 38, 39, 42, 43, 49, 50, 64, 66, 88   | NC                                 | —            | No Connect: These signals are not internally connected.  |
| 52, 53, 56, 57, 58, 59, 62, 63, 68, 69, 72, 73, 74, 75, 78, 79, 2, 3, 6, 7, 8, 9, 12, 13, 18, 19, 22, 23, 24, 25, 28, 29 | DQ <sub>1</sub> -DQ <sub>32</sub>  | Input/Output | SRAM Data I/O: Byte 1 is DQ <sub>1</sub> -DQ <sub>8</sub> ; Byte 2 is DQ <sub>9</sub> -DQ <sub>16</sub> ; Byte 3 is DQ <sub>17</sub> -DQ <sub>24</sub> ; Byte 4 is DQ <sub>25</sub> -DQ <sub>32</sub> . Input data must meet setup and hold times around the rising edge of CLK. |
| 51, 80, 1, 30  | DQP <sub>1</sub> -DQP <sub>4</sub> | Input/Output | Parity Data I/O: Byte 1 Parity is DQP <sub>1</sub> ; Byte 2 Parity is DQP <sub>2</sub> ; Byte 3 Parity is DQP <sub>3</sub> ; Byte 4 Parity is DQP <sub>4</sub> .   |
| 87   | PDIS                               | Input        | Parity Disable: When HIGH, this input disables DQP <sub>1</sub> through DQP <sub>4</sub> for 32-bit data bus width. A LOW on PDIS enables control of DQP <sub>1</sub> through DQP <sub>4</sub> in the same manner as DQ <sub>1</sub> -DQ <sub>32</sub> are controlled.           |
| 15, 41, 65, 91   | V <sub>CC</sub>                    | Supply       | Power Supply: +3.3 V ±5%   |
| 17, 40, 67, 90   | V <sub>SS</sub>                    | Supply       | Ground: GND  |
| 4, 11, 20, 27, 54, 61, 70, 77  | V <sub>CCQ</sub>                   | Supply       | Isolated Output Buffer Supply: +3.3 V ±5%  |
| 5, 10, 21, 26, 55, 60, 71, 76  | V <sub>SSQ</sub>                   | Supply       | Isolated Output Buffer Ground: GND   |

## PASS-THROUGH TRUTH TABLE

| PREVIOUS CYCLE   |       | PRESENT CYCLE                                    |    |     |    | NEXT CYCLE                          |
|--|-------|--|----|-----|----|-------------------------------------|
| OPERATION  | BWs   | OPERATION  | CE | BWs | OE | OPERATION                           |
| Initiate WRITE cycle, all bytes<br>Address = A(n-1), data = D(n-1) | All L | Initiate READ cycle<br>Register A(n), Q = D(n-1) | L  | H   | L  | Read D(n)                           |
| Initiate WRITE cycle, all bytes<br>Address = A(n-1), data = D(n-1) | All L | No new cycle<br>Q = D(n-1)                       | H  | H   | L  | No carryover from<br>previous cycle |
| Initiate WRITE cycle, all bytes<br>Address = A(n-1), data = D(n-1) | All L | No new cycle<br>Q = HIGH-Z                       | H  | H   | H  | No carryover from<br>previous cycle |
| Initiate WRITE cycle, one byte<br>Address = A(n-1), data = D(n-1)  | One L | No new cycle<br>Q = D(n-1) for one byte          | H  | H   | L  | No carryover from<br>previous cycle |

## NOTE:

Previous cycle may be either BURST or NONBURST cycle.

## BURST SEQUENCE TABLE

| OPERATION                            | ADDRESS USED                            |                        |                        |
|--------------------------------------|---|------------------------|------------------------|
|                                      | A <sub>14</sub> -A <sub>2</sub>         | A <sub>1</sub>         | A <sub>0</sub>         |
| First access, latch external address | A <sub>14</sub> -A <sub>2</sub>         | A <sub>1</sub>         | A <sub>0</sub>         |
| Second access (first burst address)  | Latched A <sub>14</sub> -A <sub>2</sub> | Latched A <sub>1</sub> | Latched $\bar{A}_0$    |
| Third access (second burst address)  | Latched A <sub>14</sub> -A <sub>2</sub> | Latched $\bar{A}_1$    | Latched A <sub>0</sub> |
| Fourth access (third burst address)  | Latched A <sub>14</sub> -A <sub>2</sub> | Latched $\bar{A}_1$    | Latched $\bar{A}_0$    |

## NOTE:

The burst sequence wraps around to its initial state upon completion.

## BURST ADDRESS TABLE

| FIRST ADDRESS | SECOND ADDRESS | THIRD ADDRESS | FOURTH ADDRESS |
|---------------|----------------|---------------|----------------|
| X...X00       | X...X01        | X...X10       | X...X11        |
| X...X01       | X...X00        | X...X11       | X...X10        |
| X...X10       | X...X11        | X...X00       | X...X01        |
| X...X11       | X...X10        | X...X01       | X...X00        |

## TRUTH TABLE

| OPERATION                    | ADDRESS USED | $\overline{CE}$ | $\overline{CE_2}$ | $CE_2$ | $\overline{ADSP}$ | $\overline{ADSC}$ | $\overline{ADV}$ | $\overline{WRITE}$ | $\overline{OE}$ | CLK | DQ     |
|------------------------------|--------------|-----------------|-------------------|--------|-------------------|-------------------|------------------|--------------------|-----------------|-----|--------|
| Deselected Cycle, Power-down | None         | H               | X                 | X      | X                 | L                 | X                | X                  | X               | L-H | High-Z |
| Deselected Cycle, Power-down | None         | L               | X                 | L      | L                 | X                 | X                | X                  | X               | L-H | High-Z |
| Deselected Cycle, Power-down | None         | L               | H                 | X      | L                 | X                 | X                | X                  | X               | L-H | High-Z |
| Deselected Cycle, Power-down | None         | L               | X                 | L      | H                 | L                 | X                | X                  | X               | L-H | High-Z |
| Deselected Cycle, Power-down | None         | L               | H                 | X      | H                 | L                 | X                | X                  | X               | L-H | High-Z |
| READ Cycle, Begin Burst      | External     | L               | L                 | H      | L                 | X                 | X                | X                  | L               | L-H | Q      |
| READ Cycle, Begin Burst      | External     | L               | L                 | H      | L                 | X                 | X                | X                  | H               | L-H | High-Z |
| WRITE Cycle, Begin Burst     | External     | L               | L                 | H      | H                 | L                 | X                | L                  | X               | L-H | D      |
| READ Cycle, Begin Burst      | External     | L               | L                 | H      | H                 | L                 | X                | H                  | L               | L-H | Q      |
| READ Cycle, Begin Burst      | External     | L               | L                 | H      | H                 | L                 | X                | H                  | H               | L-H | High-Z |
| READ Cycle, Continue Burst   | Next         | X               | X                 | X      | H                 | H                 | L                | H                  | L               | L-H | Q      |
| READ Cycle, Continue Burst   | Next         | X               | X                 | X      | H                 | H                 | L                | H                  | H               | L-H | High-Z |
| READ Cycle, Continue Burst   | Next         | H               | X                 | X      | X                 | H                 | L                | H                  | L               | L-H | Q      |
| READ Cycle, Continue Burst   | Next         | H               | X                 | X      | X                 | H                 | L                | H                  | H               | L-H | High-Z |
| WRITE Cycle, Continue Burst  | Next         | X               | X                 | X      | H                 | H                 | L                | L                  | X               | L-H | D      |
| WRITE Cycle, Continue Burst  | Next         | H               | X                 | X      | X                 | H                 | L                | L                  | X               | L-H | D      |
| READ Cycle, Suspend Burst    | Current      | X               | X                 | X      | H                 | H                 | H                | H                  | L               | L-H | Q      |
| READ Cycle, Suspend Burst    | Current      | X               | X                 | X      | H                 | H                 | H                | H                  | H               | L-H | High-Z |
| READ Cycle, Suspend Burst    | Current      | H               | X                 | X      | X                 | H                 | H                | H                  | L               | L-H | Q      |
| READ Cycle, Suspend Burst    | Current      | H               | X                 | X      | X                 | H                 | H                | H                  | H               | L-H | High-Z |
| WRITE Cycle, Suspend Burst   | Current      | X               | X                 | X      | H                 | H                 | H                | L                  | X               | L-H | D      |
| WRITE Cycle, Suspend Burst   | Current      | H               | X                 | X      | X                 | H                 | H                | L                  | X               | L-H | D      |

## NOTES:

1. X means 'don't care.' H means logic HIGH. L means logic LOW.  $\overline{WRITE} = L$  means any one or more byte write enable signals ( $\overline{BW_1}$ ,  $\overline{BW_2}$ ,  $\overline{BW_3}$  or  $\overline{BW_4}$ ) are LOW.  $\overline{WRITE} = H$  means all byte write enable signals are HIGH.
2.  $\overline{BW_1}$  enables writes to Byte 1 (DQ<sub>1</sub>-DQ<sub>8</sub>, DQP<sub>1</sub>).  $\overline{BW_2}$  enables writes to Byte 2 (DQ<sub>9</sub>-DQ<sub>16</sub>, DQP<sub>2</sub>).  $\overline{BW_3}$  enables writes to Byte 3 (DQ<sub>17</sub>-DQ<sub>24</sub>, DQP<sub>3</sub>).  $\overline{BW_4}$  enables writes to Byte 4 (DQ<sub>25</sub>-DQ<sub>32</sub>, DQP<sub>4</sub>).
3. All inputs except  $\overline{OE}$  must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
4. Wait states are inserted by suspending burst.
5. For a write operation following a read operation,  $\overline{OE}$  must be HIGH before the input data required setup time and held HIGH throughout the input data hold time.
6. This is device contains circuitry that will ensure the outputs will be in High-Z during power-up.
7. PDIS disables the DQP lines when HIGH and enables the DQP lines when LOW.
8.  $\overline{ADSP}$  LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more byte write enable signals LOW for the subsequent L-H edge of CLK. Refer to WRITE timing diagram for clarification.

**ABSOLUTE MAXIMUM RATINGS**<sup>1</sup>

| PARAMETER   | RATING           |
|---|------------------|
| Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub> | −0.5 V to +4.6 V |
| V <sub>IN</sub>   | −0.5 V to +6 V   |
| Storage Temperature (Plastic)                                 | −55°C to +150°C  |
| Junction Temperature  | +150°C           |
| Power Dissipation   | 1.6 W            |
| Short Circuit Output Current                                  | 100 mA           |

**NOTE:**

- Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; T<sub>C</sub> ≤ 110°C; V<sub>CC</sub> = 3.3 V ±5% unless otherwise noted)

| DESCRIPTION                  | CONDITIONS  | SYMBOL          | MIN  | MAX | UNITS | NOTES |
|------------------------------|---|-----------------|------|-----|-------|-------|
| Input High (Logic 1) Voltage |   | V <sub>IH</sub> | 2.0  | 5.5 | V     | 1, 2  |
| Input Low (Logic 0) Voltage  |   | V <sub>IL</sub> | −0.3 | 0.8 | V     | 1, 2  |
| Input Leakage Current        | 0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>                         | I <sub>I</sub>  | −1   | 1   | μA    |       |
| Output Leakage Current       | Output(s) Disabled,<br>0 V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> | I <sub>LO</sub> | −1   | 1   | μA    |       |
| Output High Voltage          | I <sub>OH</sub> = −4.0 mA                                       | V <sub>OH</sub> | 2.4  |     | V     | 1     |
| Output Low Voltage           | I <sub>OL</sub> = 8.0 mA  | V <sub>OL</sub> |      | 0.4 | V     | 1     |
| Supply Voltage               |   | V <sub>CC</sub> | 3.1  | 3.5 | V     | 1     |

**NOTES:**

- All voltages referenced to V<sub>SS</sub> (GND).
- Overshoot: V<sub>IH</sub> ≤ +6.0 V for t ≤ t<sub>bc</sub>/2. Undershoot: V<sub>IL</sub> ≥ −2.0 V for t ≤ t<sub>bc</sub>/2. Power-up: V<sub>IH</sub> ≤ +6.0 V and V<sub>CC</sub> ≤ 3.1 V for t ≤ 200 msec.

## RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C; T<sub>C</sub> ≤ 110°C; V<sub>CC</sub> = 3.3 V ±5% unless otherwise noted)

| DESCRIPTION                     | CONDITIONS   | SYMBOL           | TYPICAL | MAX. |     |     |     | UNITS | NOTES   |
|---------------------------------|--|------------------|---------|------|-----|-----|-----|-------|---------|
|                                 |  |                  |         | -7   | -10 | -12 | -15 |       |         |
| Power Supply Current: Operating | Device Selected; all inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> ; cycle time ≥ t <sub>CC</sub> min; V <sub>CC</sub> = MAX; outputs open   | I <sub>CC</sub>  | 150     | 250  | 210 | 180 | 165 | mA    | 1, 2, 3 |
| Power Supply Current: Idle      | Device Selected; $\overline{\text{ADSC}}, \overline{\text{ADSP}}, \overline{\text{ADV}} \geq V_{IH}$ ; all inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> ; V <sub>CC</sub> = MAX; cycle time ≥ t <sub>CC</sub> min | I <sub>SB1</sub> | 50      | 85   | 70  | 60  | 55  | mA    | 2, 3    |
| CMOS Standby                    | Device Deselected; V <sub>CC</sub> = MAX; all inputs ≤ V <sub>SS</sub> +0.2 or ≥ V <sub>CC</sub> -0.2; all inputs static; CLK frequency = 0  | I <sub>SB2</sub> | 0.2     | 2    | 2   | 2   | 2   | mA    | 2, 3    |
| TTL Standby                     | Device Deselected; all inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> ; all inputs static; V <sub>CC</sub> = MAX; CLK frequency = 0   | I <sub>SB3</sub> | 10      | 18   | 18  | 18  | 18  | mA    | 2, 3    |
| Clock Running                   | Device Deselected; all inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> ; V <sub>CC</sub> = MAX; CLK cycle time ≥ t <sub>CC</sub> min   | I <sub>SB4</sub> | 20      | 35   | 30  | 25  | 20  | mA    | 2, 3    |

## NOTES:

- I<sub>CC</sub> is given with no output current. I<sub>CC</sub> increases with greater output loading and faster cycle times.
- 'Device Deselected' means device is in POWER-DOWN mode as defined in the truth table. 'Device Selected' means device is active (not in POWER-DOWN mode).
- Typical values are measured at 3.3 V, 25°C and 20 ns cycle time.

## CAPACITANCE

| DESCRIPTION                   | CONDITIONS  | SYMBOL         | TYP | MAX | UNITS | NOTES |
|-------------------------------|---|----------------|-----|-----|-------|-------|
| Input Capacitance             | T <sub>A</sub> = 25°C; f = 1 MHz<br>V <sub>CC</sub> = 3.3 V | C <sub>I</sub> | 3   | 4   | pF    | 1     |
| Input/Output Capacitance (DQ) |   | C <sub>O</sub> | 5   | 6   | pF    | 1     |

## NOTE:

- This parameter is sampled.

## THERMAL CONSIDERATIONS

| DESCRIPTION                              | CONDITIONS | SYMBOL          | TYP | UNITS | NOTES |
|--|------------|-----------------|-----|-------|-------|
| Thermal Resistance – Junction to Ambient | Still Air  | θ <sub>JA</sub> | 65  | °C/W  |       |
| Thermal Resistance – Junction to Case    |            | θ <sub>JC</sub> | 6   | °C/W  |       |
| Maximum Case Temperature                 |            | T <sub>C</sub>  | 110 | °C    | 1     |

## NOTE:

- Sharp does not warrant the functionality or reliability of any product in which the case temperature exceeds 110°C. Care should be taken to limit case temperature to acceptable levels.



# ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS<sup>1</sup> (0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 3.3 V ±5%)

| DESCRIPTION  | SYMBOL                                    | -7  |     | -10 |     | -12 |     | -15 |     | UNITS | NOTES |
|--|---|-----|-----|-----|-----|-----|-----|-----|-----|-------|-------|
|  |   | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |       |       |
| CLOCK  |   |     |     |     |     |     |     |     |     |       |       |
| Clock Cycle Time   | t <sub>CC</sub>                           | 15  |     | 20  |     | 25  |     | 30  |     | ns    |       |
| Clock HIGH Time  | t <sub>KH</sub>                           | 5   |     | 7   |     | 9   |     | 11  |     | ns    |       |
| Clock LOW Time   | t <sub>KL</sub>                           | 5   |     | 7   |     | 9   |     | 11  |     | ns    |       |
| OUTPUT TIMES   |   |     |     |     |     |     |     |     |     |       |       |
| Clock to Output Valid  | t <sub>KQ</sub>                           |     | 7   |     | 10  |     | 12  |     | 15  | ns    |       |
| Clock to Output Invalid  | t <sub>KQX</sub>                          | 3   |     | 3   |     | 3   |     | 3   |     | ns    |       |
| Clock to Output in Low-Z   | t <sub>KQZ</sub>                          | 5   |     | 6   |     | 6   |     | 6   |     | ns    | 2, 3  |
| Clock to Output in High-Z  | t <sub>KQHZ</sub>                         | -   | 5   |     | 6   |     | 6   |     | 6   | ns    | 2, 3  |
| $\overline{OE}$ to Output Valid  | t <sub>OEQ</sub>                          |     | 5   |     | 6   |     | 7   |     | 8   | ns    | 4     |
| $\overline{OE}$ to Outout in Low-Z   | t <sub>OE<math>\overline{L}</math>Z</sub> | 0   |     | 0   |     | 0   |     | 0   |     | ns    | 2, 3  |
| $\overline{OE}$ to Output in High-Z  | t <sub>OEHZ</sub>                         |     | 5   |     | 6   |     | 6   |     | 6   | ns    | 2, 3  |
| SETUP TIMES  |   |     |     |     |     |     |     |     |     |       |       |
| Address  | t <sub>AS</sub>                           | 2.5 |     | 3   |     | 3   |     | 3   |     | ns    | 5, 6  |
| Address Status ( $\overline{ADSC}$ , $\overline{ADSP}$ )   | t <sub>ADSS</sub>                         | 2.5 |     | 3   |     | 3   |     | 3   |     | ns    | 5, 6  |
| Address Advance ( $\overline{ADV}$ )   | t <sub>AAS</sub>                          | 2.5 |     | 3   |     | 3   |     | 3   |     | ns    | 5, 6  |
| Byte Write Enables ( $\overline{BW_1}$ , $\overline{BW_2}$ , $\overline{BW_3}$ , $\overline{BW_4}$ ) | t <sub>WS</sub>                           | 2.5 |     | 3   |     | 3   |     | 3   |     | ns    | 5, 6  |
| Data In  | t <sub>DS</sub>                           | 2.5 |     | 3   |     | 3   |     | 3   |     | ns    | 5, 6  |
| Chip Enables ( $\overline{CE}$ , $\overline{CE_2}$ , $CE_2$ )  | t <sub>CES</sub>                          | 2.5 |     | 3   |     | 3   |     | 3   |     | ns    | 5, 6  |
| HOLD TIMES   |   |     |     |     |     |     |     |     |     |       |       |
| Address  | t <sub>AH</sub>                           | 0.5 |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    | 5, 6  |
| Address Status ( $\overline{ADSC}$ , $\overline{ADSP}$ )   | t <sub>ADSH</sub>                         | 0.5 |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    | 5, 6  |
| Address Advance ( $\overline{ADV}$ )   | t <sub>AAH</sub>                          | 0.5 |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    | 5, 6  |
| Byte Write Enables ( $\overline{BW_1}$ , $\overline{BW_2}$ , $\overline{BW_3}$ , $\overline{BW_4}$ ) | t <sub>WH</sub>                           | 0.5 |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    | 5, 6  |
| Data In  | t <sub>D</sub>                            | 0.5 |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    | 5, 6  |
| Chip Enables ( $\overline{CE}$ , $\overline{CE_2}$ , $CE_2$ )  | t <sub>CEH</sub>                          | 0.5 |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    | 5, 6  |

**NOTES:**

1. Test conditions as specified with the output loading as shown in Figure 3 unless otherwise noted.
2. Output loading is specified with CL = 5 pF as in Figure 4. Transition is measured ±500 mV from steady state voltage.
3. At any given temperature and voltage condition, t<sub>KQHZ</sub> is less than t<sub>KQZ</sub> and t<sub>OEHZ</sub> is less than t<sub>OEZ</sub>.
4.  $\overline{OE}$  is a 'don't care' when a byte write enable is sampled LOW.
5. A READ cycle is defined by byte write enables all HIGH or  $\overline{ADSP}$  LOW for the required setup and hold times. A WRITE cycle is defined by at least one byte write enable LOW and  $\overline{ADSP}$  HIGH for the required setup and hold times.
6. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when either  $\overline{ADSP}$  or  $\overline{ADSC}$  is LOW and chip enabled. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when chip is enabled. Chip enable must be valid at each rising edge of CLK (when either  $\overline{ADSP}$  or  $\overline{ADSC}$  is LOW) to remain enabled.

## AC TEST CONDITIONS

| PARAMETER                     | RATING                   |
|-------------------------------|--------------------------|
| Input Pulse Levels            | V <sub>SS</sub> to 3.0 V |
| Input Rise and Fall Times     | 1.5 ns                   |
| Input Timing Reference Levels | 1.5 V                    |
| Output Reference Levels       | 1.5 V                    |
| Output Load                   | See Figures 3 and 4      |




Figure 3. Output Load Equivalent





Figure 4. Output Load Equivalent



### Figure 5. Read Timing




Figure 6. Write Timing




Figure 7. Read/Write Timing

## APPLICATION INFORMATION

### 32-Bit Wide Systems

The Sharp 32K x 36 Synchronous SRAM may be used in a 32-bit-wide system without the use of any external components by connecting PDIS to V<sub>CC</sub>. This disables the output buffer on the data parity input/output lines (DQP<sub>1</sub>, DQP<sub>2</sub>, DQP<sub>3</sub>, and DQP<sub>4</sub>).

### Load Derating Curves

The Sharp 32K  $\times$  36 Synchronous SRAM timing is dependent upon the capacitive loading on the outputs. The data sheet is written assuming a load of 30 pF. Access time changes with load capacitance as follows:

$$\Delta t_{\text{QD}} = 0.03 \text{ ns/pF} \times \Delta C_L \text{ pF}$$


**NOTE:** this is preliminary information subject to change.

For example, if the SRAM loading is 22 pF,  $\Delta C_L$  is -8 pF (8 pF less than rated load). The clock to valid output time of the SRAM is reduced by  $0.03 \times 8 = 0.24$  ns. If the device is a 7 ns part, the worse case  $t_{GC}$  becomes 6.76 ns.

Consult the factory for copies of I/O current versus voltage curves and SPICE models.

## Depth Expansion

The Sharp 32K x 36 Synchronous SRAM incorporates two additional chip enables to facilitate simple depth expansion. This permits easy cache upgrades from 32K depth to 64K depth with no extra logic as shown in Figure 8.



**Figure 8. Depth Expansion from 32K x 36 to 64K x 36**

## APPLICATION EXAMPLES




Figure 9. 128K Byte Secondary Cache with Parity and Burst  
for 50 MHz 80486 Using One LH52V1036-10 Synchronous SRAM




Figure 10. 256K Byte Secondary Cache with Parity and Burst  
for 66 MHz Pentium Microprocessor Using Two LH52V1036-7 Synchronous SRAMs