



100-Pin TQFP  
Commercial Temp  
Industrial Temp

# 16Mb Pipelined and Flow through Synchronous NBT SRAM

225 MHz–133 MHz  
2.5 V  $V_{DD}$   
2.5 V or 3.3 V I/O

## Features

- User-configurable Pipeline and Flow Through mode
- NBT (No Bus Turn Around) functionality allows zero wait read-write-read bus utilization; Fully pin-compatible with both pipelined and flow through NtRAM™, NoBL™ and ZBT™ SRAMs
- 2.5 V +10%/–5% core power supply
- 2.5 V or 3.3 V I/O supply
- 3.3 V-compatible inputs
- $\overline{LBO}$  pin for Linear or Interleave Burst mode
- Pin compatible with 2M, 4M, and 8M devices
- Byte write operation (9-bit Bytes)
- 3 chip enable signals for easy depth expansion
- Clock Control, registered, address, data, and control
- ZZ Pin for automatic power-down
- JEDEC-standard 100-lead TQFP package

		-225	-200	-180	-166	-150	-133	Unit
Pipeline 3-1-1-1	tCycle	4.4	5	5.5	6	6.6	7.5	ns
	t <sub>KO</sub>	2.5	3.0	3.2	3.5	3.8	4.0	ns
	I <sub>DD</sub>	410	375	340	310	290	260	mA
Flow Through 2-1-1-1	t <sub>KO</sub>	7.0	7.5	8	8.5	10	11	ns
	tCycle	8.5	10	10	10	10	15	ns
	I <sub>DD</sub>	255	235	235	235	235	220	mA

late write SRAMs, allow utilization of all available bus bandwidth by eliminating the need to insert deselect cycles when the device is switched from read to write cycles.

Because it is a synchronous device, address, data inputs, and read/ write control inputs are captured on the rising edge of the input clock. Burst order control ( $\overline{LBO}$ ) must be tied to a power rail for proper operation. Asynchronous inputs include the Sleep mode enable (ZZ) and Output Enable. Output Enable can be used to override the synchronous control of the output drivers and turn the RAM's output drivers off at any time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation required by asynchronous SRAMs and simplifies input signal timing.


The GS8160Z18/36T may be configured by the user to operate in Pipeline or Flow Through mode. Operating as a pipelined synchronous device, meaning that in addition to the rising edge triggered registers that capture input signals, the device incorporates a rising-edge-triggered output register. For read cycles, pipelined SRAM output data is temporarily stored by the edge triggered output register during the access cycle and then released to the output drivers at the next rising edge of clock.

## Functional Description


The GS8160Z18/36T is a 16Mbit Synchronous Static SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other pipelined read/double late write or flow through read/single

The GS8160Z18/36T is implemented with GSI's high performance CMOS technology and is available in a JEDEC-Standard 100-pin TQFP package.


Flow Through and Pipelined NBT SRAM Back-to-Back Read/Write Cycles



## GS8160Z18T Pinout




## GS8160Z36T Pinout



## 100 Pin TQFP Pin Descriptions

Pin Location	Symbol	Type	Description
37, 36	A <sub>0</sub> , A <sub>1</sub>	In	Burst Address Inputs; Preload the burst counter
35, 34, 33, 32, 100, 99, 84, 83, 82, 81, 44, 45, 46, 47, 48, 49, 50	A <sub>2</sub> –A <sub>18</sub>	In	Address Inputs
80	A <sub>19</sub>	In	Address Input (x18 Version Only)
89	CK	In	Clock Input Signal
93	$\overline{B_A}$	In	Byte Write signal for data inputs DQ <sub>A1</sub> –DQ <sub>A9</sub> ; active low
94	$\overline{B_B}$	In	Byte Write signal for data inputs DQ <sub>B1</sub> –DQ <sub>B9</sub> ; active low
95	$\overline{B_C}$	In	Byte Write signal for data inputs DQ <sub>C1</sub> –DQ <sub>C9</sub> ; active low (x36 Versions Only)
96	$\overline{B_D}$	In	Byte Write signal for data inputs DQ <sub>D1</sub> –DQ <sub>D9</sub> ; active low (x36 Versions Only)
88	$\overline{W}$	In	Write Enable; active low
98	$\overline{E_1}$	In	Chip Enable; active low
97	E <sub>2</sub>	In	Chip Enable; Active High. For self decoded depth expansion
92	$\overline{E_3}$	In	Chip Enable; Active Low. For self decoded depth expansion
86	$\overline{G}$	In	Output Enable; active low
85	ADV	In	Advance/Load; Burst address counter control pin
87	$\overline{CKE}$	In	Clock Input Buffer Enable; active low
58, 59, 62, 63, 68, 69, 72, 73, 74	DQ <sub>A1</sub> –DQ <sub>A9</sub>	I/O	Byte A Data Input and Output pins (x18 Version Only)
8, 9, 12, 13, 18, 19, 22, 23, 24	DQ <sub>B1</sub> –DQ <sub>B9</sub>	I/O	Byte B Data Input and Output pins (x18 Version Only)
51, 52, 53, 56, 57, 75, 78, 79, 1, 2, 3, 6, 7, 25, 28, 29, 30	NC	—	No Connect (x18 Version Only)
51, 52, 53, 56, 57, 58, 59, 62, 63	DQ <sub>A1</sub> –DQ <sub>A9</sub>	I/O	Byte A Data Input and Output pins (x36 Versions Only)
68, 69, 72, 73, 74, 75, 78, 79, 80	DQ <sub>B1</sub> –DQ <sub>B9</sub>	I/O	Byte B Data Input and Output pins (x36 Versions Only)
1, 2, 3, 6, 7, 8, 9, 12, 13	DQ <sub>C1</sub> –DQ <sub>C9</sub>	I/O	Byte C Data Input and Output pins (x36 Versions Only)
18, 19, 22, 23, 24, 25, 28, 29, 30	DQ <sub>D1</sub> –DQ <sub>D9</sub>	I/O	Byte D Data Input and Output pins (x36 Versions Only)
64	ZZ	In	Power down control; active high
14	$\overline{FT}$	In	Pipeline/Flow Through Mode Control; active low
31	$\overline{LBO}$	In	Linear Burst Order; active low
15, 16, 41, 65, 91	V <sub>DD</sub>	In	3.3 V power supply
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	V <sub>SS</sub>	In	Ground
4, 11, 20, 27, 54, 61, 70, 77	V <sub>DDQ</sub>	In	3.3 V output power supply for noise reduction
38, 39, 42, 43, 66	NC	—	No Connect

**GS8160Z18/36 NBT SRAM Functional Block Diagram**



## Functional Details

### Clocking

Deassertion of the Clock Enable ( $\overline{\text{CKE}}$ ) input blocks the Clock input from reaching the RAM's internal circuits. It may be used to suspend RAM operations. Failure to observe Clock Enable set-up or hold requirements will result in erratic operation.

### Pipeline Mode Read and Write Operations

All inputs (with the exception of Output Enable, Linear Burst Order and Sleep) are synchronized to rising clock edges. Single cycle read and write operations must be initiated with the Advance/Load pin (ADV) held low, in order to load the new address. Device activation is accomplished by asserting all three of the Chip Enable inputs ( $\overline{\text{E}}_1$ ,  $\text{E}_2$  and  $\overline{\text{E}}_3$ ). Deassertion of any one of the Enable inputs will deactivate the device.

Function	$\overline{\text{W}}$	$\overline{\text{B}}_A$	$\overline{\text{B}}_B$	$\overline{\text{B}}_C$	$\overline{\text{B}}_D$
Read	H	X	X	X	X
Write Byte "a"	L	L	H	H	H
Write Byte "b"	L	H	L	H	H
Write Byte "c"	L	H	H	L	H
Write Byte "d"	L	H	H	H	L
Write all Bytes	L	L	L	L	L
Write Abort/NOP	L	H	H	H	H

Read operation is initiated when the following conditions are satisfied at the rising edge of clock:  $\overline{\text{CKE}}$  is asserted Low, all three chip enables ( $\overline{\text{E}}_1$ ,  $\text{E}_2$ , and  $\overline{\text{E}}_3$ ) are active, the write enable input signals  $\overline{\text{W}}$  is deasserted high, and ADV is asserted low. The address presented to the address inputs is latched in to address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the next rising edge of clock the read data is allowed to propagate through the output register and onto the output pins.

Write operation occurs when the RAM is selected, CKE is active, and the Write input is sampled low at the rising edge of clock. The Byte Write Enable inputs ( $\overline{\text{B}}_A$ ,  $\overline{\text{B}}_B$ ,  $\overline{\text{B}}_C$ , &  $\overline{\text{B}}_D$ ) determine which bytes will be written. All or none may be activated. A write cycle with no Byte Write inputs active is a no-op cycle. The pipelined NBT SRAM provides double late write functionality, matching the write command versus data pipeline length (2 cycles) to the read command versus data pipeline length (2 cycles). At the first rising edge of clock, Enable, Write, Byte Write(s), and Address are registered. The Data In associated with that address is required at the third rising edge of clock.

### Flow Through Mode Read and Write Operations

Operation of the RAM in Flow Through mode is very similar to operations in Pipeline mode. Activation of a Read Cycle and the use of the Burst Address Counter is identical. In Flow Through mode the device may begin driving out new data immediately after new address are clocked into the RAM, rather than holding new data until the following (second) clock edge. Therefore, in Flow Through mode the read pipeline is one cycle shorter than in Pipeline mode.

Write operations are initiated in the same way, but differ in that the write pipeline is one cycle shorter as well, preserving the ability to turn the bus from reads to writes without inserting any dead cycles. While the pipelined NBT RAMs implement a double late write protocol, in Flow Through mode a single late write protocol mode is observed. Therefore, in Flow Through mode, address and control are registered on the first rising edge of clock and data in is required at the data input pins at the second rising edge of clock.


### Synchronous Truth Table

Operation	Type	Address	$\overline{E}_1$	E <sub>2</sub>	$\overline{E}_3$	ZZ	ADV	$\overline{W}$	$\overline{Bx}$	$\overline{G}$	$\overline{CKE}$	CK	DQ	Notes
Deselect Cycle, Power Down	D	None	H	X	X	L	L	X	X	X	L	L-H	High-Z	
Deselect Cycle, Power Down	D	None	X	X	H	L	L	X	X	X	L	L-H	High-Z	
Deselect Cycle, Power Down	D	None	X	L	X	L	L	X	X	X	L	L-H	High-Z	
Deselect Cycle, Continue	D	None	X	X	X	L	H	X	X	X	L	L-H	High-Z	1
Read Cycle, Begin Burst	R	External	L	H	L	L	L	H	X	L	L	L-H	Q	
Read Cycle, Continue Burst	B	Next	X	X	X	L	H	X	X	L	L	L-H	Q	1,10
NOP/Read, Begin Burst	R	External	L	H	L	L	L	H	X	H	L	L-H	High-Z	2
Dummy Read, Continue Burst	B	Next	X	X	X	L	H	X	X	H	L	L-H	High-Z	1,2,10
Write Cycle, Begin Burst	W	External	L	H	L	L	L	L	L	X	L	L-H	D	3
Write Cycle, Continue Burst	B	Next	X	X	X	L	H	X	L	X	L	L-H	D	1,3,10
NOP/Write Abort, Begin Burst	W	None	L	H	L	L	L	L	H	X	L	L-H	High-Z	2,3
Write Abort, Continue Burst	B	Next	X	X	X	L	H	X	H	X	L	L-H	High-Z	1,2,3,10
Clock Edge Ignore, Stall		Current	X	X	X	L	X	X	X	X	H	L-H	-	4
Sleep Mode		None	X	X	X	H	X	X	X	X	X	X	High-Z	


Notes:

- Continue Burst cycles, whether read or write, use the same control inputs. A Deselect continue cycle can only be entered into if a Deselect cycle is executed first.
- Dummy Read and Write abort can be considered NOPs because the SRAM performs no operation. A Write abort occurs when the  $\overline{W}$  pin is sampled low but no Byte Write pins are active so no write operation is performed.
- $\overline{G}$  can be wired low to minimize the number of control signals provided to the SRAM. Output drivers will automatically turn off during write cycles.
- If  $\overline{CKE}$  High occurs during a pipelined read cycle, the DQ bus will remain active (Low Z). If  $\overline{CKE}$  High occurs during a write cycle, the bus will remain in High Z.
- X = Don't Care; H = Logic High; L = Logic Low;  $\overline{Bx}$  = High = All Byte Write signals are high;  $\overline{Bx}$  = Low = One or more Byte/Write signals are Low
- All inputs, except  $\overline{G}$  and ZZ must meet setup and hold times of rising clock edge.
- Wait states can be inserted by setting  $\overline{CKE}$  high.
- This device contains circuitry that ensures all outputs are in High Z during power-up.
- A 2-bit burst counter is incorporated.
- The address counter is incremented for all Burst continue cycles.

## Pipeline and Flow Through Read Write Control State Diagram




### Key



### Notes:


1. The Hold command ( $\overline{\text{CKE}}$  Low) is not shown because it prevents any state change.
2. W, R, B and D represent input command codes, as indicated in the Synchronous Truth Table.




## Current State and Next State Definition for Pipeline and Flow Through Read/Write Control State Diagram



### Pipeline Mode Data I/O State Diagram




#### Key




#### Notes:

1. The Hold command ( $\overline{\text{CKE}}$  Low) is not shown because it prevents any state change.
2. W, R, B, and D represent input command codes as indicated in the Truth Tables.




**Current State and Next State Definition for Pipeline Mode Data I/O State Diagram**

### Flow Through Mode Data I/O State Diagram




#### Key



#### Notes

1. The Hold command ( $\overline{\text{CKE}}$  Low) is not shown because it prevents any state change.
2. W, R, B and D represent input command codes as indicated in the Truth Tables.



### Current State and Next State Definition for: Pipeline and Flow Through Read Write Control State Diagram

## Burst Cycles

Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into Load mode.

## Burst Order

The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been accessed. The burst sequence is determined by the state of the Linear Burst Order pin ( $\overline{\text{LBO}}$ ). When this pin is low, a linear burst sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables below for details.

## Mode Pin Functions

Mode Name	Pin Name	State	Function
Burst Order Control	$\overline{\text{LBO}}$	L	Linear Burst
		H or NC	Interleaved Burst
Output Register Control	$\overline{\text{FT}}$	L	Flow Through
		H or NC	Pipeline
Power Down Control	ZZ	L or NC	Active
		H	Standby, $I_{DD} = I_{SB}$

Note:

There are pull-up devices on the  $\overline{\text{LBO}}$  and  $\overline{\text{FT}}$  pins and a pull-down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above tables.

## Burst Counter Sequences

### Linear Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

Note: The burst counter wraps to initial state on the 5th clock.

### Interleaved Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

Note: The burst counter wraps to initial state on the 5th clock.


BPR 1999.05.18

## Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after 2 cycles of wake up time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to  $I_{SB2}$ . The duration of Sleep mode is dictated by the length of time the ZZ is in a high state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z. The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high,  $I_{SB2}$  is guaranteed after the time  $t_{ZZI}$  is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during  $t_{ZZR}$ , only a deselect or read commands may be applied while the SRAM is recovering from Sleep mode.

### Sleep Mode Timing Diagram



### Designing for Compatibility

The GSI NBT SRAMs offer users a configurable selection between Flow Through mode and Pipeline mode via the  $\overline{FT}$  signal found on Pin 14. Not all vendors offer this option, however most mark Pin 14 as  $V_{DD}$  or  $V_{DDQ}$  on pipelined parts and  $V_{SS}$  on flow through parts. GSI NBT SRAMs are fully compatible with these sockets.

Pin 66, a No Connect (NC) on GSI's GS8160Z18/36 NBT SRAM, the Parity Error open drain output on GSI's GS8161Z18/36 NBT SRAM, is often marked as a power pin on other vendor's NBT compatible SRAMs. Specifically, it is marked  $V_{DD}$  or  $V_{DDQ}$  on pipelined parts and  $V_{SS}$  on flow through parts. Users of GSI NBT devices who are not actually using the ByteSafe™ parity feature may want to design the board site for the RAM with Pin 66 tied high through a 1k ohm resistor in Pipeline mode applications or tied low in Flow Through mode applications in order to keep the option to use non-configurable devices open. By using the pull-up resistor, rather than tying the pin to one of the power rails, users interested in upgrading to GSI's ByteSafe NBT SRAMs (GS8161Z18/36), featuring Parity Error detection and JTAG Boundary Scan, will be ready for connection to the active low, open drain Parity Error output driver at Pin 66 on GSI's TQFP ByteSafe RAMs.

### Absolute Maximum Ratings

(All voltages reference to  $V_{SS}$ )

Symbol	Description	Value	Unit
$V_{DD}$	Voltage on $V_{DD}$ Pins	−0.5 to 3.6	V
$V_{DDQ}$	Voltage in $V_{DDQ}$ Pins	−0.5 to 3.6	V
$V_{CK}$	Voltage on Clock Input Pin	−0.5 to 6	V
$V_{I/O}$	Voltage on I/O Pins	−0.5 to $V_{DDQ}+0.5$ ( $\leq 3.6$ V max.)	V
$V_{IN}$	Voltage on Other Input Pins	−0.5 to 3.6	V
$I_{IN}$	Input Current on Any Pin	+/−20	mA
$I_{OUT}$	Output Current on Any I/O Pin	+/−20	mA
$P_D$	Package Power Dissipation	1.5	W
$T_{STG}$	Storage Temperature	−55 to 125	°C
$T_{BIAS}$	Temperature Under Bias	−55 to 125	°C

**Note:**

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.


### Recommended Operating Conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
Supply Voltage	$V_{DD}$	2.375	2.5	2.7	V	
I/O Supply Voltage	$V_{DDQ}$	2.375	2.5	3.6	V	
Input High Voltage	$V_{IH}$	$0.7 \cdot V_{DD}$	—	3.6	V	1
Input Low Voltage	$V_{IL}$	−0.3	—	$0.3 \cdot V_{DD}$	V	1
Ambient Temperature (Commercial Range Versions)	$T_A$	0	25	70	°C	2
Ambient Temperature (Industrial Range Versions)	$T_A$	−40	25	85	°C	2


**Note:**

- The part number of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- Input Under/overshoot voltage must be  $-2\text{ V} > V_i < V_{DD}+2\text{ V}$  with a pulse width not to exceed 20% tKC.

### Undershoot Measurement and Timing



### Overshoot Measurement and Timing



### Capacitance

( $T_A = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ ,  $V_{DD} = 2.5\text{ V}$ )

Parameter	Symbol	Test conditions	Typ.	Max.	Unit
Control Input Capacitance	$C_I$	$V_{DD} = 2.5\text{ V}$	3	4	pF
Input Capacitance	$C_{IN}$	$V_{IN} = 0\text{ V}$	4	5	pF
Output Capacitance	$C_{OUT}$	$V_{OUT} = 0\text{ V}$	6	7	pF

Note: This parameter is sample tested.

### Package Thermal Characteristics

Rating	Layer Board	Symbol	Max	Unit	Notes
Junction to Ambient (at 200 lfm)	single	$R_{\theta JA}$	40	$^\circ\text{C/W}$	1,2
Junction to Ambient (at 200 lfm)	four	$R_{\theta JA}$	24	$^\circ\text{C/W}$	1,2
Junction to Case (TOP)	—	$R_{\theta JC}$	9	$^\circ\text{C/W}$	3

Notes:


- Junction temperature is a function of SRAM power dissipation, package thermal resistance, mounting board temperature, ambient. Temperature air flow, board density, and PCB thermal resistance.
- SCMI G-38-87
- Average thermal resistance between die and top surface, MIL SPEC-883, Method 1012.1

### AC Test Conditions

Parameter	Conditions
Input high level	2.3 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	1.25 V
Output reference level	1.25 V
Output load	Fig. 1& 2

#### Notes:

1. Include scope and jig capacitance.
2. Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted.
3. Output Load 2 for  $t_{LZ}$ ,  $t_{HZ}$ ,  $t_{OLZ}$  and  $t_{OHZ}$
4. Device is deselected as defined by the Truth Table.



### DC Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	$I_{IL}$	$V_{IN} = 0 \text{ to } V_{DD}$	-1 $\mu\text{A}$	1 $\mu\text{A}$
ZZ Input Current	$I_{INZZ}$	$V_{DD} \geq V_{IN} \geq V_{IH}$ $0 \text{ V} \leq V_{IN} \leq V_{IH}$	-1 $\mu\text{A}$ -1 $\mu\text{A}$	1 $\mu\text{A}$ 300 $\mu\text{A}$
Mode Pin Input Current	$I_{INM}$	$V_{DD} \geq V_{IN} \geq V_{IL}$ $0 \text{ V} \leq V_{IN} \leq V_{IL}$	-300 $\mu\text{A}$ -1 $\mu\text{A}$	1 $\mu\text{A}$ 1 $\mu\text{A}$
Output Leakage Current	$I_{OL}$	Output Disable, $V_{OUT} = 0 \text{ to } V_{DD}$	-1 $\mu\text{A}$	1 $\mu\text{A}$
Output High Voltage	$V_{OH}$	$I_{OH} = -8 \text{ mA}$ , $V_{DDQ} = 2.375 \text{ V}$	1.7 V	—
Output High Voltage	$V_{OH}$	$I_{OH} = -8 \text{ mA}$ , $V_{DDQ} = 3.135 \text{ V}$	2.4 V	—
Output Low Voltage	$V_{OL}$	$I_{OL} = 8 \text{ mA}$	—	0.4 V

## Operating Currents


Parameter	Test Conditions	Mode	Symbol	-225		-200		-180		-166		-150		-133		Unit
				0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	
Operating Current	Device Selected; All other inputs $\geq V_{IH}$ or $\leq V_{IL}$ Output open	Pipeline	$I_{DD}$	335	345	303	313	278	288	260	270	240	250	218	228	mA
			$I_{DDQ}$	74	84	66	76	59	69	55	65	50	60	44	54	
		Flow Through	$I_{DD}$	199	209	177	187	177	187	177	187	177	187	134	144	mA
			$I_{DDQ}$	39	49	33	43	33	43	33	43	33	43	22	32	
		Pipeline	$I_{DD}$	310	320	281	291	258	268	242	252	223	233	204	214	mA
			$I_{DDQ}$	37	47	33	43	30	40	27	37	25	35	22	32	
Standby Current	$V_Z \geq V_{DD} - 0.2\text{ V}$	Flow Through	$I_{DD}$	186	196	166	176	166	176	166	176	166	176	127	137	mA
			$I_{DDQ}$	19	29	17	27	17	27	17	27	17	27	11	21	
Deselect Current	Device Deselected; All other inputs $\geq V_{IH}$ or $\leq V_{IL}$	Pipeline	$I_{SB}$	10	20	10	20	10	20	10	20	10	20	10	20	mA
		Flow Through	$I_{SB}$	10	20	10	20	10	20	10	20	10	20	10	20	
		Pipeline	$I_{DD}$	80	85	75	80	70	75	64	70	60	65	50	55	mA
		Flow Through	$I_{DD}$	60	65	50	55	50	55	50	55	50	55	45	50	



## AC Electrical Characteristics


	Parameter	Symbol	-225		-200		-180		-166		-150		-133		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Pipeline	Clock Cycle Time	t <sub>KC</sub>	4.4	—	5.0	—	5.5	—	6.0	—	6.7	—	7.5	—	ns
	Clock to Output Valid	t <sub>KQ</sub>	—	2.5	—	3.0	—	3.2	—	3.5	—	3.8	—	4.0	ns
	Clock to Output Invalid	t <sub>KQX</sub>	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
	Clock to Output in Low-Z	t <sub>LZ</sub> <sup>1</sup>	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
Flow Through	Clock Cycle Time	t <sub>KC</sub>	8.5	—	10.0	—	10.0	—	10.0	—	10.0	—	15.0	—	ns
	Clock to Output Valid	t <sub>KQ</sub>	—	7.0	—	7.5	—	8.0	—	8.5	—	10.0	—	11.0	ns
	Clock to Output Invalid	t <sub>KQX</sub>	3.0	—	3.0	—	3.0	—	3.0	—	3.0	—	3.0	—	ns
	Clock to Output in Low-Z	t <sub>LZ</sub> <sup>1</sup>	3.0	—	3.0	—	3.0	—	3.0	—	3.0	—	3.0	—	ns
	Clock HIGH Time	t <sub>KH</sub>	1.3	—	1.3	—	1.3	—	1.3	—	1.5	—	1.7	—	ns
	Clock LOW Time	t <sub>KL</sub>	1.5	—	1.5	—	1.5	—	1.5	—	1.7	—	2	—	ns
	Clock to Output in High-Z	t <sub>HZ</sub> <sup>1</sup>	1.5	2.5	1.5	3.0	1.5	3.2	1.5	3.5	1.5	3.8	1.5	4.0	ns
	$\overline{G}$ to Output Valid	t <sub>OE</sub>	—	2.5	—	3.2	—	3.2	—	3.5	—	3.8	—	4.0	ns
	$\overline{G}$ to output in Low-Z	t <sub>OLZ</sub> <sup>1</sup>	0	—	0	—	0	—	0	—	0	—	0	—	ns
	$\overline{G}$ to output in High-Z	t <sub>OHZ</sub> <sup>1</sup>	—	2.5	—	3.0	—	3.2	—	3.5	—	3.8	—	4.0	ns
	Setup time	t <sub>S</sub>	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
	Hold time	t <sub>H</sub>	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
	ZZ setup time	t <sub>ZZS</sub> <sup>2</sup>	5	—	5	—	5	—	5	—	5	—	5	—	ns
	ZZ hold time	t <sub>ZZH</sub> <sup>2</sup>	1	—	1	—	1	—	1	—	1	—	1	—	ns
	ZZ recovery	t <sub>ZZR</sub>	100	—	100	—	100	—	100	—	100	—	100	—	ns

### Pipeline Mode Read/Write Cycle Timing




\*Note:  $\bar{E}$  = High (False) if  $\bar{E}_1 = 1$  or  $E_2 = 0$  or  $\bar{E}_3 = 1$

## Pipeline Mode No-Op, Stall and Deselect Timing




\*Note:  $\overline{E}$  = High (False) if  $\overline{E}_1 = 1$  or  $E_2 = 0$  or  $\overline{E}_3 = 1$

### Flow Through Mode Read/Write Cycle Timing



\*Note:  $\bar{E}$  = High (False) if  $\bar{E}_1 = 1$  or  $E_2 = 0$  or  $\bar{E}_3 = 1$


### Flow Through Mode No-Op, Stall and Deselect Timing



\*Note:  $\overline{E}$  = High (False) if  $\overline{E}_1 = 1$  or  $E_2 = 0$  or  $\overline{E}_3 = 1$

## TQFP Package Drawing

Symbol	Description	Min.	Nom.	Max
A1	Standoff	0.05	0.10	0.15
A2	Body Thickness	1.35	1.40	1.45
b	Lead Width	0.20	0.30	0.40
c	Lead Thickness	0.09	—	0.20
D	Terminal Dimension	21.9	22.0	20.1
D1	Package Body	19.9	20.0	20.1
E	Terminal Dimension	15.9	16.0	16.1
E1	Package Body	13.9	14.0	14.1
e	Lead Pitch	—	0.65	—
L	Foot Length	0.45	0.60	0.75
L1	Lead Length	—	1.00	—
Y	Coplanarity	—	—	0.10
$\theta$	Lead Angle	0°	—	7°



### Notes:

1. All dimensions are in millimeters (mm).
2. Package width and length do not include mold protrusion.

BPR 1999.05.18

### Ordering Information—GSI NBT Synchronous SRAM

Org	Part Number <sup>1</sup>	Type	Package	Speed <sup>2</sup> (MHz/ns)	T <sub>A</sub> <sup>3</sup>	Status
1M x 18	GS8160Z18T-225	NBT Pipeline/Flow Through	TQFP	225/7	C	
1M x 18	GS8160Z18T-200	NBT Pipeline/Flow Through	TQFP	200/7.5	C	
1M x 18	GS8160Z18T-180	NBT Pipeline/Flow Through	TQFP	180/8	C	
1M x 18	GS8160Z18T-166	NBT Pipeline/Flow Through	TQFP	166/8.5	C	
1M x 18	GS8160Z18T-150	NBT Pipeline/Flow Through	TQFP	150/10	C	
1M x 18	GS8160Z18T-133	NBT Pipeline/Flow Through	TQFP	133/11	C	
512K x 36	GS8160Z36T-225	NBT Pipeline/Flow Through	TQFP	225/7	C	
512K x 36	GS8160Z36T-200	NBT Pipeline/Flow Through	TQFP	200/7.5	C	
512K x 36	GS8160Z36T-180	NBT Pipeline/Flow Through	TQFP	180/8	C	
512K x 36	GS8160Z36T-166	NBT Pipeline/Flow Through	TQFP	166/8.5	C	
512K x 36	GS8160Z36T-150	NBT Pipeline/Flow Through	TQFP	150/10	C	
512K x 36	GS8160Z36T-133	NBT Pipeline/Flow Through	TQFP	133/11	C	
1M x 18	GS8160Z18T-225I	NBT Pipeline/Flow Through	TQFP	225/7	I	Not Available
1M x 18	GS8160Z18T-200I	NBT Pipeline/Flow Through	TQFP	200/7.5	I	Not Available
1M x 18	GS8160Z18T-180I	NBT Pipeline/Flow Through	TQFP	180/8	I	
1M x 18	GS8160Z18T-166I	NBT Pipeline/Flow Through	TQFP	166/8.5	I	
1M x 18	GS8160Z18T-150I	NBT Pipeline/Flow Through	TQFP	150/10	I	
1M x 18	GS8160Z18T-133I	NBT Pipeline/Flow Through	TQFP	133/11	I	
512K x 36	GS8160Z36T-225I	NBT Pipeline/Flow Through	TQFP	225/7	I	Not Available
512K x 36	GS8160Z36T-200I	NBT Pipeline/Flow Through	TQFP	200/7.5	I	Not Available
512K x 36	GS8160Z36T-180I	NBT Pipeline/Flow Through	TQFP	180/8	I	
512K x 36	GS8160Z36T-166I	NBT Pipeline/Flow Through	TQFP	166/8.5	I	
512K x 36	GS8160Z36T-150I	NBT Pipeline/Flow Through	TQFP	150/10	I	
512K x 36	GS8160Z36T-133I	NBT Pipeline/Flow Through	TQFP	133/11	I	

**Notes:**

- Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS8160Z36T-100IT.
- The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
- T<sub>A</sub> = C = Commercial Temperature Range. T<sub>A</sub> = I = Industrial Temperature Range.
- GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site ([www.gsistechnology.com](http://www.gsistechnology.com)) for a complete listing of current offerings

## 0.18u 16M Sync SRAM Data Sheet Revision History

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page;Revisions;Reason
GS8160Z18/36T 1.00 9/ 1999A;GS8160Z18/36T2.0012/ 1999B	Content	<ul style="list-style-type: none"> <li>• Converted from 0.25u 3.3V process to 0.18u 2.5V process. Master File Rev B</li> <li>• Added x72 Pinout.</li> </ul>
GS8160Z18/36T2.00 12/ 1999BGS8160Z18/36T2.01 1/ 2000C	Format	<ul style="list-style-type: none"> <li>• Added new GSI Logo</li> </ul>
GS8160Z18/36T2.01 1/ 2000DGS8160Z18/36T2.03 2/ 2000E		<ul style="list-style-type: none"> <li>• Front page; Features - changed 2.5V I/O supply to 2.5V or3.3V I/O supply; Completeness</li> <li>• Absolute Maximum Ratings; Changed VDDQ - Value: From: -.05 to VDD : to : -.05 to 3.6; Completeness.</li> <li>• Recommended Operating Conditions;Changed: I/O Supply Voltage- Max. from VDD to 3.6; Input High Voltage- Max. from VDD +0.3 to 3.6; Same page - took out Note 1;Completeness</li> <li>• Electrical Characteristics - Added second Output High Voltage line to table; completeness.</li> <li>• Note: There was not a Rev 2.02 for the 8160Z or the 8161Z.</li> </ul>
GS8160Z18/36T2.03 2/2000E; 8160Z18_r2_04	Content	<ul style="list-style-type: none"> <li>• Removed pin 14 from V<sub>SS</sub> in pin description table.</li> <li>• ADV changed to pin 85 in pin description table.</li> </ul>
8160Z18_r2_04; 8160Z18_r2_05	Content	<ul style="list-style-type: none"> <li>• Changed the value of ZZ recovery in the AC Electrical Characteristics table on page 17 from 20 ns to 100 ns</li> </ul>
8160Z18_r2_05; 8160Z18_r2_06	Content	<ul style="list-style-type: none"> <li>• Added 225 MHz speed bin</li> <li>• Updated Pg. 1 table, AC Characteristics table, and Operating Currents table to match 815xxx</li> <li>• Updated format to comply with Technical Publications standards</li> </ul>