T-46-13-29



Am27C020

2 Megabit (262,144 x 8-Bit) CMOS EPROM

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 100 ns
- Low power consumption:
 - 20 µA typical CMOS standby current
- **■** JEDEC-approved pinout
 - plug in upgrade of 1 Megabit EPROM
 - easy upgrade from 28-pin JEDEC EPROMs
- Single +5 V power supply
- ±10% power supply tolerance standard on most speeds

- 100% FlashriteTM programming
 -- typical programming time of 30 seconds
- Latch-up protected to 100 mA from –1 V to Vcc + 1 V
- High noise immunity
- Compact 32-pin DIP package requires no hardware change for upgrades to 8 megabits
- Versatile features for simple interfacing
 - both CMOS and TTL input/output compatibility
 - two line control functions

GENERAL DESCRIPTION

The Am27C020 is a 2 megabit, ultraviolet erasable programmable read-only memory. It is organized as 256K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages, as well as plastic one-time programmable (OTP) packages.


Typically, any byte can be accessed in less than 100 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C020 offers separate Output Enable (OE) and Chip Enable (OE)

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100 μW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C020 supports AMD's Flashrite programming algorithm (100 µs pulses) resulting in typical programming times of 30 seconds.

BLOCK DIAGRAM



PRODUCT SELECTOR GUIDE


| Family Part No. | | | Am27C020 | | |
|-----------------------|------|------|----------|------|------|
| Ordering Part No: | | | | | |
| ±5% Vcc Tolerance | -105 | -125 | | | -255 |
| ±10% Vcc Tolerance | , | -120 | -150 | -200 | -250 |
| Max. Access Time (ns) | 100 | 120 | 150 | 200 | 250 |
| CE (E) Access (ns) | 100 | 120 | 150 | 200 | 250 |
| OE (G) Access (ns) | 50 | 50 | 65 | 75 | 100 |


Publication# 11507 Rev. C Amendment/0 Issue Date: Merch 1991 **CONNECTION DIAGRAMS Top View**

T-46-13-29

DIP

LCC*





Notes:

- 1. JEDEC nomenclature is in parenthesis.
- 2. The 32-pin DIP to 32-pin LCC configuration varies from the JEDEC 28-pin DIP to 32-pin LCC configuration.
- *Also available in a 32-pin rectangular Plastic Leaded Chip Carrier.

LOGIC SYMBOL

A0-A17 DQ₀-DQ₇ CE (E) PGM (P) ŌĒ(G) 10205-002B

PIN DESCRIPTION


| A0-A17 | Address Inputs |
|----------------------------------|------------------------|
| CE (E) | Chip Enable Input |
| DQ ₀ -DQ ₇ | Data Input/Outputs |
| ŌĒ (Ġ) | Output Enable Input |
| PGM (P) | Program Enable Input |
| Vcc | Vcc Supply Voltage |
| Vpp | Program Supply Voltage |
| GND | Ground |

ORDERING INFORMATION Standard Products

T-46-13-29

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is a. Device Number b. Speed Option c. Package Type d. Temperature Range

Optional Processing



| Valid Com | binations |
|--------------|-------------------------------|
| AM27C020-105 | DC, DCB, DI, |
| AM27C020-120 | DIB, LC, LCB, |
| AM27C020-125 | LI, LIB |
| AM27C020-150 | DC, DCB, DE, |
| AM27C020-200 | DEB, DI, DIB, LC, LCB, LI, |
| AM27C020-255 | LIB, LE, LEB |

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the lo-cal AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

ORDERING INFORMATION OTP Products

T-46-13-29

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is a. Device Number b. Speed Option

- Package Type Temperature Range Optional Processing d.



| Valid Combinations | | | | | |
|--------------------|----------------|--|--|--|--|
| AM27C020-125 | | | | | |
| AM27C020-150 |] | | | | |
| AM27C020-200 | PC, JC, PI, JI | | | | |
| AM27C020-255 | 1 | | | | |


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

MILITARY ORDERING INFORMATION APL Products

T-46-13-29

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: **a.** Device Number **b.** Speed Option **c.** Device Class **d.** Package Type **e.** Lead Finish



| Valid Combinations | | | | |
|--------------------|------------|--|--|--|
| AM27C020-150 | | | | |
| AM27C020-200 | /BXA, /BUA | | | |
| AM27C020-250 | | | | |

For other Surface Mount Package options, contact NVD Military Marketing.

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION

Erasing the Am27C020

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C020 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C020. This dosage can be obtained by exposure to an ultraviolet lamp -wavelength of 2537 Angstroms (A) —with intensity of 12,000 μW/cm² for 15 to 20 minutes. The Am27C020 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C020, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C020 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C020

Upon delivery, or after each erasure, the Am27C020 has all 2,097,152 bits in the "ONE", or HIGH state. "ZE-ROs" are loaded into the Am27C020 through the procedure of programming.

The programming mode is entered when $12.75 \pm 0.25 \text{ V}$ is applied to the VPP pin, CE and PGM are at VIL and OE is at V_{IH}.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The flowchart (Figure 2) shows AMD's Flashrite algorithm. The Flashrite algorithm reduces programming time by using 100 µs programming pulse and by giving each address only as many pulses as are necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C020. This part of the algorithm is done at Vcc = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at Vcc = Vpp = 5.25 V.

Program Inhibit

Programming of multiple Am27C020s in parallel with different data is also easily accomplished. Except for CE, all like inputs of the parallel Am27C020 may be common. A TTL low-level program pulse applied to an Am27C020 \overline{CE} input with $V_{PP} = 12.75 \pm 0.25 \text{ V}$, \overline{PGM} T-46-13-29

LOW, and OE HIGH will program that Am27C020. A high-level CE input inhibits the other Am27C020s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with OE and CE at VIL, PGM at VIH, and VPP between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the Am27C020.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line A_9 of the Am27C020. Two identifier bytes may then be sequenced from the device outputs by toggling address line Ao from VIL to VIH. All other address lines must be held at VIL during auto select mode.

Byte 0 ($A_0 = V_{IL}$) represents the manufacturer code, and Byte 1 ($A_0 = V_{IH}$), the device identifier code. For the Am27C020, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C020 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from CE to output (tce). Data is available at the outputs to after the falling edge of OE, assuming that CE has been LOW and addresses have been stable for at least tacc - toe.

Standby Mode

The Am27C020 has a CMOS standby mode which reduces the maximum Vcc current to 100 µA. It is placed in CMOS-standby when \overline{CE} is at $Vcc \pm 0.3$ V. The Am27C020 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when CE is at ViH. When in standby mode, the outputs are in a high-impedance state, independent of the OE input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that CE be decoded and used as the primary device-selecting function, while OE be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the outut pins are only active when data is desired from a particular memory device.

System Applications

T-46-13-29

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 µF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μ F bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode Select Table

| Mode | Pins | CE | ŌĒ | PGM | Ao | A ₉ | Vpp | Outputs |
|-------------------------|-------------------|-------------|-----|------|-----|----------------|-----|---------|
| Read · | | Vil. | VIL | Х | Х | X | Х | Dout |
| Output Disable | | VIL | ViH | X | Х | Х | Х | High Z |
| Standby (TTI | -) | ViH | X | Х | Х | Х | Х | High Z |
| Standby (CM | IOS) | Vcc ± 0.3 V | Х | Х | Х | Х | Х | High Z |
| Program | | VIL | ViH | VIL, | Х | X | VPP | DIN |
| Program Ver | ify | VIL | VIL | ViH | Х | X | Vpp | Dout |
| Program Inhibit | | ViH | X | Х | X | Х | Vpp | High Z |
| Auto Select (Note 3) | Manufacturer Code | VIL | ViL | Х | ViL | Vн | . X | 01H |
| | Device Code | VIL | VIL | Х | ViH | VH | Х | 97H |

- 1. $V_{H} = 12.0 V \pm 0.5 V$
- 2. X can be either VIL or VIH
- 3. A1 A8 = A10 A17 = VIL
- 4. See DC Programming Characteristics for VPP voltage during programming.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature:

OTP Products -65 to +125°C **All Other Products** -65 to +150°C

Ambient Temperature

with Power Applied -55 to +125°C

Voltage with Respect to Ground:

All pins except A₉, V_{PP}, and

Vcc (Note 1) -0.6 to Vcc +0.6 V

A₉ and V_{PP} (Note 2) -0.6 to 13.5 V -0.6 to 7.0 V Vcc

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Notes:

- 1. During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to Vcc + 2.0 V for periods of up to 20 ns.
- 2. During transitions, As and Vpp may overshoot GND to -2.0 V for periods of up to 20 ns. As and Vpp must not exceed 13.5 V for any period of time.

T-46-13-29 **OPERATING RANGES**

Commercial (C) Devices

Case Temperature (Tc) 0 to +70°C

Industrial (I) Devices

Case Temperature (Tc) -40 to +85°C

Extended Commercial (E) Devices

Case Temperature (Tc) -55 to +125°C

Military (M) Devices

Case Temperature (Tc) -55 to +125°C

Supply Read Voltages:

Vcc for Am27C020-XX5 +4.75 to +5.25 V

Vcc for Am27C020-XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 4, 5 & 8) (for APL products, Group A, Subgroups 1, 2, 3, 7 and 8 are tested unless otherwise noted)

T-46-13-29

| | | PRELIMINARY | | | | | |
|---------------------|---------------------------------------|--|-------------|-----------|-----------|----------|--|
| Parameter Symbol | Parameter Description | Test Conditions | | Min. | Max. | Unit | |
| TTL and NI | MOS | | | | | | |
| Vон | Output HIGH Voltage | Іон = -400 μΑ | | 2,4 | | ٧ | |
| Vol | Output LOW Voltage | loL = 2.1 mA | | | 0.45 | ٧ | |
| VIH | Input HIGH Voltage | | | 2.0 | Vcc + 0.5 | ٧ | |
| ViL | Input LOW Voltage | • | | -0.5 | +0.8 | ٧ | |
| lu | Input Load Current | VIN = 0 V to Vcc | C/I Devices | | 1.0 | μΑ | |
| | | · | E/M Devices | | 1.0 | μΛ | |
| llo | Output Leakage Current | Vour = 0 V to Vcc | C/I Devices | 1 | 5.0 | μА | |
| | - v- | | E/M Devices | <u> </u> | 5.0 | μ., | |
| Icc ₁ | Vcc Active Current (Notes 5 & 9) | CE = V _{IL} , f = 5 MHz, | C/I Devices | | 30 | mA | |
| | | lour = 0 mA (Open Outputs) | E/M Devices | | 60 | | |
| lcc2 | Vcc Standby Current | CE = VIH, | C/I Devices | | 1.0 | | |
| | | OE = VIL | E/M Devices | | 1.0 | mA | |
| lpp1 | VPP Supply Current (Read) (Note 6) | CE = OE = VIL, VPP = VCC | | | 100 | μА | |
| CMOS | | | | | | | |
| Vон | Output HIGH Voltage | loн = -400 μA | | Vcc - 0.8 | | V | |
| Vol | Output LOW Voltage | loL = 2.1 mA | | | 0.45 | ٧ | |
| ViH | Input HIGH Voltage | | 2 | 0.7 Vcc | Vcc + 0.5 | ٧ | |
| VIL. | Input LOW Voltage | | | -0.5 | +0.8 | ٧ | |
| ī | Input Load Current | VIN = 0 V to +Vcc | C/I Devices | | 1.0 | μА | |
| | | | E/M Devices | | 1.0 | μΛ | |
| lLO | Output Leakage Current | Vour = 0 V to +Vcc | C/I Devices | | 5.0 | | |
| | | | E/M Devices | | 5.0 | μA —— | |
| lcc ₁ | Vcc Active Current (Notes 5 & 9) | CE = VIL, f = 5 MHz, | C/I Devices | | 30 | mA | |
| | | lout = 0 mA (Open Outputs) | E/M Devices | | 60 | , | |
| lcc2 | Vcc Standby Current | CE = Vcc ± 0.3 V | C/I Devices | | 100 | μΑ | |
| | <u> </u> | | E/M Devices | | 100 | | |
| IPP1 | VPP Supply Current (Read) (Note 6) | CE = OE = V _{IL} , V _{PP} = V _{CC} | | | 100 | μA` | |




Figure 1. Typical Supply Current vs. Frequency $Vcc = 5.0 \text{ V, T} = 25^{\circ}\text{C}$

CAPACITANCE (Notes 2, 3, & 7)

| Parameter | | 1 | CD | CDV032 | | CLV032 | |
|-----------|-----------------------|-----------------|------|--------|------|--------|------|
| Symbol | Parameter Description | Test Conditions | Тур. | Max. | Тур. | Max. | Unit |
| Cin | Input Capacitance | VIN = 0 V | 10 | 12 | 8 | 10 | pF |
| Соит | Output Capacitance | Vout = 0 V | 12 | 15 | 9 | 12 | pF |

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27C020 must not be removed from, or inserted into, a socket or board when Vcc or VPP is applied.
- 5. Icc1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and IPP.
- 7. $T_A = +25^{\circ}C$, f = 1 MHz.
- 8. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC voltage on output pins may overshoot to Vcc + 2.0 V for periods less than 20 ns.
- 9. For typical supply current values at various frequencies, refer to Figure 1.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, & 4) (for APL products, Group A, Subgroups 9, 10, and 11 are tested unless otherwise noted) T_46_13_29


| | | | PR | ELIMINAF | Y | | | | 1 10 | 13-23 | |
|-----------------|-------------------|--|-----------------|----------|------|---------------|------|--------|---------------|-------|--|
| | ameter | | Am270 | | | | | 27C020 | C020 | | |
| | mbols Standard | Parameter Description | Test Conditions | 3 . | -105 | -120, -125 | -150 | -200 | -250, -255 | Unit | |
| tavqv | tacc | Address to | ਨਵ ਨਵ ਪ | Min. | | | | | | | |
| | | Output Delay | CE = OE = VIL | Мах. | 100 | 120 | 150 | 200 | 250 | ns | |
| telov | tce | Chip Enable | ŌĒ ≈ VIL | Min. | | | | | | | |
| | | to Output Delay | | Max. | 100 | 120 | 150 | 200 | 250 | ns | |
| tglav | toe | Output Enable to | CE = VIL | Min. | | | | | | | |
| | | Output Delay | OE = VIL | Max. | 50 | 50 | 65 | 75 | 100 | ns | |
| tehaz, tghaz | tor (Note 2) | Chip Enable HIGH or Output Enable | | Min. | 0 | 0 | 0 | 0 | 0 | ns | |
| | | HIGH, whichever comes first, to Output Float | | Max. | 40 | 40 | 50 | 60 | 60 | 113 | |
| taxox | tон | Output Hold from Addresses, CE, or | | Min. | 0 | 0 | 0 | 0 | 0 | ns | |
| | | OE, whichever occurred first | · | Max. | | | | | | | |

Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C020 must not be removed from, or inserted into a socket or board when Vpp or Vcc is applied.
- 4. Output Load: 1 TTL gate and CL = 100 pF,

Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.45 to 2.4 V,

Timing Measurement Reference Level-Inputs: 0.8 V and 2 V,




Input

10205-009A

Output

AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20 ns.

SWITCHING TEST CIRCUIT



C_L = 100 pF including jig capacitance


KEY TO SWITCHING WAVEFORMS

T-46-13-29

| WAVEFORM | INPUTS | OUTPUTS |
|------------|--|--|
| | Must Be Steady | Will Be Steady |
| | May Change from H to L | Will Be Changing from H to L |
| | May Change from L to H | Will Be Changing from L to H |
| | Don't Care, Any Change Permitted | Changing, State Unknown |
| ⋙ ₩ | Does Not Apply | Center Line is High Impedance "Off" State |

KS000010

SWITCHING WAVEFORM



10205-005B

- 1. \overline{OE} may be delayed up to tacc-toe after the falling edge of \overline{CE} without impact on tacc.
- 2. top is specified from $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs first.

PROGRAMMING FLOW CHART

T-46-13-29




Figure 2. Flashrite Programming Flow Chart

DC PROGRAMMING CHARACTERISTICS ($T_A = +25$ °C ± 5 °C) (Notes 1, 2, & 3)

T-46-13-29

| | PRELIMINARY | | | | | | | | |
|---------------------|---------------------------------------|--------------------------|------|-----------|------|--|--|--|--|
| Parameter Symbol | Parameter Description | Test Conditions | Min. | Max. | Unit | | | | |
| lu | Input Current (All Inputs) | VIN = VIL OF VIH | | 1.0 | μΑ | | | | |
| ViL | Input LOW Level (All Inputs) | | -0.5 | 0.8 | ٧ | | | | |
| ViH | Input HIGH Level | | 2.0 | Vcc + 0.5 | ٧ | | | | |
| Vol | Output LOW Voltage During Verify | lo _L = 2.1 mA | | 0.45 | ٧ | | | | |
| VoH | Output HIGH Voltage During Verify | loн = −400 μA | 2.4 | | ٧ | | | | |
| Vн | As Auto Select Voltage | | 11.5 | 12.5 | ٧ | | | | |
| lcc | Vcc Supply Current (Program & Verify) | | | 50 | mA | | | | |
| Ірр | VPP Supply Current (Program) | CE = VIL, OE = VIH | | 30 | mA | | | | |
| Vcc | Flashrite Supply Voltage | | 6.00 | 6.50 | ٧ | | | | |
| Vpp | Flashrite Programming Voltage | | 12.5 | 13.0 | ٧ | | | | |


SWITCHING PROGRAMMING CHARACTERISTICS ($T_A = +25^{\circ}\text{C} \pm 5^{\circ}\text{C}$) (Notes 1, 2, & 3)

| | PRELIMINARY | | | | | | | |
|----------------------|-----------------|-------------------------------------|------|---------------------------------------|------|--|--|--|
| Parameter Symbols | | | | | | | | |
| JEDEC | Standard | Parameter Description | Min. | Max. | Unit | | | |
| tavel | tas | Address Setup Time | 2 | | μs | | | |
| t DZGL | toes | OE Setup Time | . 2 | ` | μs | | | |
| tovel | tos | Data Setup Time | 2 | | μs | | | |
| tghax | tан | Address Hold Time | 0 | | μs | | | |
| TEHDX | t _{DH} | Data Hold Time | 2 | | μs | | | |
| tgнoz | t DFP | Output Enable to Output Float Delay | 0 | 130 | ns | | | |
| tves | tvps | VPP Setup Time | . 2 | | μs | | | |
| teleh | tpw | PGM Program Pulse Width | 95 | 105 | μs | | | |
| tvcs | tvcs | Vcc Setup Time | 2 | | μs | | | |
| TELPL | tces | CE Setup Time | 2 | · · · · · · · · · · · · · · · · · · · | μs | | | |
| tglav | to <u>e</u> | Data Valid from OE | | 150 | ns | | | |

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. When programming the Am27C020, a 0.1 μF capacitor is required across Vpp and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

FLASHRITE PROGRAMMING ALGORITHM WAVEFORM (Notes 1 & 2)

T-46-13-29



- 1. The input timing reference level is 0.8 V for V_{IL} and 2 V for V_{IH} .
- 2. toe and topp are characteristics of the device, but must be accommodated by the programmer.