

PDC16RV7244A-(103/10)T-S

128MByte (16M x 72) CMOS, PC/100

Synchronous DRAM Module - ECC (Registered)

General Description

The PDC16RV7244A-(103/10)T-S is a high performance, 128-megabyte synchronous, dynamic RAM module organized as 16M words by 72 bits, in a 168-pin, dual-in-line memory module (DIMM) package.

The module utilizes eighteen Fujitsu MB81F64442B-(103/10)FN CMOS 16Mx4 synchronous dynamic RAMs in surface mount package (TSOP) on an epoxy laminated substrate. Each device is accompanied by a decoupling capacitor for improved noise immunity.

A 256 Byte Serial EEPROM contains the module configuration information.

Features

- High Density: 128MByte
- Cycle Time: 10ns (-103), 10ns (-10)
- Low Power: Active 8.2W (-103), 6.9W (-10)
- LVTTTL-compatible inputs and outputs
- Separate power and ground planes to improve noise immunity
- Single power supply of 3.3V±0.3V
- Height: 1.700 inch

ABSOLUTE MAXIMUM RATINGS


Item	Symbol	Ratings	Unit
Voltage on any pin relative to V _{SS}	V _T	-0.5 to +4.6	V
Power Dissipation	P _T	18.0	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C
Short Circuit Output Current	I _{OS}	±50	mA

RECOMMENDED DC OPERATING CONDITIONS

(T_A = 0 to +70 °C)

Symbol	Parameter	Min	Typ	Max	Unit
V _{CC}	Supply Voltage	3.0	3.3	3.6	V
V _{SS}	Ground	0	0	0	V
V _{IH}	Input High voltage	2.0	-	V _{CC} +0.5	V
V _{IL}	Input Low voltage	-0.5	-	0.8	V

Functional Diagram



- Notes:
1. A0~A11 and BA0 to all SDRAMs through registers.
 2. BA1 to all SDRAMs through registers (see page 2 for details).
 3. Register Block comprises of two registers.
 4. Data is terminated using 10Ω series resistors.
 5. REGE, when asserted active high the buffer-register operates in register mode, when deasserted inactive low the buffer-register operates in "real time" buffer mode.
 6. CLK signals are terminated with series resistors and / or padding capacitors depending on load per clock.
 7. Each 16Mx16 Block comprises of four 16Mx4 SDRAMs and each 16Mx20 Block comprises of five 16Mx4 SDRAMs.
 8. WP signal has a pull-down of 47 KΩ.
 9. RDQMs vs. Data I/Os

RDQMB0 controls DQ0~DQ7
 RDQMB1 controls DQ8~DQ15, CB0~CB3
 RDQMB2 controls DQ16~DQ23
 RDQMB3 controls DQ24~DQ31
 RDQMB4 controls DQ32~DQ39
 RDQMB5 controls DQ40~DQ47, CB4~CB7
 RDQMB6 controls DQ48~DQ55
 RDQMB7 controls DQ56~DQ63

PDC16RV7244A-(103/10)T-S

Pin Name

A0~A11	Addresses	CS0*~CS3*	Chip Select
BA0, BA1	Bank Select Address	WE*	Write Enable
DQ0~DQ63, C0~C7	Data Inputs/Outputs	SA0~SA2	Decode Input
CLK0~CLK3	Clock Inputs	SCL	Serial Clock
RAS*	Row Address Strokes	SDA	Serial Data Input/Output
CAS*	Column Address Strokes	WP	Write Protect
CKE0, CKE1	Clock Enables	V _{CC}	Power Supply
DQMB0-DQMB7	DQ Mask Enables	V _{SS}	Ground
REGE	Register enable	NC	No Connection

Pin No.	Pin Designation	Pin No.	Pin Designation	Pin No.	Pin Designation	Pin No.	Pin Designation
1	V _{SS}	43	V _{SS}	85	V _{SS}	127	V _{SS}
2	DQ0	44	NC	86	DQ32	128	CKE0
3	DQ1	45	CS2*	87	DQ33	129	CS3*
4	DQ2	46	DQMB2	88	DQ34	130	DQMB6
5	DQ3	47	DQMB3	89	DQ35	131	DQMB7
6	V _{CC}	48	NC	90	V _{CC}	132	NC
7	DQ4	49	V _{CC}	91	DQ36	133	V _{CC}
8	DQ5	50	NC	92	DQ37	134	NC
9	DQ6	51	NC	93	DQ38	135	NC
10	DQ7	52	C2	94	DQ39	136	C6
11	DQ8	53	C3	95	DQ40	137	C7
12	V _{SS}	54	V _{SS}	96	V _{SS}	138	V _{SS}
13	DQ9	55	DQ16	97	DQ41	139	DQ48
14	DQ10	56	DQ17	98	DQ42	140	DQ49
15	DQ11	57	DQ18	99	DQ43	141	DQ50
16	DQ12	58	DQ19	100	DQ44	142	DQ51
17	DQ13	59	V _{CC}	101	DQ45	143	V _{CC}
18	V _{CC}	60	DQ20	102	V _{CC}	144	DQ52
19	DQ14	61	NC	103	DQ46	145	NC
20	DQ15	62	NC	104	DQ47	146	NC
21	C0	63	CKE1	105	C4	147	REGE
22	C1	64	V _{SS}	106	C5	148	V _{SS}
23	V _{SS}	65	DQ21	107	V _{SS}	149	DQ53
24	NC	66	DQ22	108	NC	150	DQ54
25	NC	67	DQ23	109	NC	151	DQ55
26	V _{CC}	68	V _{SS}	110	V _{CC}	152	V _{SS}
27	WE*	69	DQ24	111	CAS*	153	DQ56
28	DQMB0	70	DQ25	112	DQMB4	154	DQ57
29	DQMB1	71	DQ26	113	DQMB5	155	DQ58
30	CS0*	72	DQ27	114	CS1*	156	DQ59
31	NC	73	V _{CC}	115	RAS*	157	V _{CC}
32	V _{SS}	74	DQ28	116	V _{SS}	158	DQ60
33	A0	75	DQ29	117	A1	159	DQ61
34	A2	76	DQ30	118	A3	160	DQ62
35	A4	77	DQ31	119	A5	161	DQ63
36	A6	78	V _{SS}	120	A7	162	V _{SS}
37	A8	79	CLK2	121	A9	163	CLK3
38	A10 / AP (Note)	80	NC	122	BA0 (Note)	164	NC
39	BA1 (Note)	81	WP	123	A11	165	SA0
40	V _{CC}	82	SDA	124	V _{CC}	166	SA1
41	V _{CC}	83	SCL	125	CLK1	167	SA2
42	CLK0	84	V _{CC}	126	NC	168	V _{CC}

Note : 1. Address A10 / AP : Initiates Auto Precharge
2. Address BA0,BA1: Bank select within the SDRAM devices

SERIAL PD INFORMATION

Byte	Function Described	Function Supported		Hex Value	
		-103	-10	-103	-10
0	# Bytes Written into serial memory at module mfr	128 bytes		80h	
1	Total # bytes of SPD memory device	256 bytes		08h	
2	Fundamental memory type	SDRAM		04h	
3	# Row Address on this assembly	12		0Ch	
4	# Column Addresses on this assembly	10		0Ah	
5	# Module Banks on this assembly	1		01h	
6	Data Width of this assembly	72 bits		48h	
7	Data Width of this assembly (continued)			00h	
8	Voltage interface standard of this assembly	LVTTL		01h	
9	SDRAM cycle time at CL=3 (tCLK)	10ns		A0h	
10	SDRAM Access from Clock at CL=3 (tAC)	6ns		60h	
11	DIMM configuration type	ECC		02h	
12	Refresh Rate/Type	S/R, Normal 15.6 ms		80h	
13	SDRAM Width Primary DRAM	x4		04h	
14	ECC SDRAM Data Width	x4		04h	
15	Min. clock delay, Back to Back Random Column Addresses (ICCD)	1CLK		01h	
16	Burst Length Supported	1, 2, 4, 8 & Full Page		8Fh	
17	# Banks on each SDRAM device	4		04h	
18	CAS# Latency	2,3		06h	
19	CS# Latency	0		01h	
20	Write Latency	0		01h	
21	SDRAM Module Attribute	Registered/Buffered and PLL		1Fh	
22	SDRAM Device Attribute	Vcc +/-10%, B/R, S/W, P/A, A/P		0Eh	
23	Min Clock cycle Time at CL=2 (tCLK)	15ns		F0h	
24	Max. Data Access Time from clock at CL=2 (tAC)	8.0ns		80h	
25	Min Clock cycle Time at CL=1 (tCLK)	N/A		00h	
26	Max. Data Access Time from clock at CL=1 (tAC)	N/A		00h	
27	Min. Row Precharge Time (tRP)	20ns	30ns	14h	1Eh
28	Min. Row Active Delay (tRRD)	20ns		14h	
29	Min. RAS to CAS Delay (tRCD)	20ns	30ns	14h	1Eh
30	Min. RAS Pulse Width (tRAS)	50ns		32h	
31	Module Bank Density	128MB		20h	
32	Add. & CMD Input Setup Time (tSI)	2ns		20h	
33	Add. & CMD Input Hold Time (tHI)	1ns		10h	
34	Data Input Setup Time (tSI)	2ns		20h	
35	Data Input Hold Time (tHI)	1ns		10h	
36-61	Superset Information			FFh	
62	SPD Revision	Rev. 1.2		12h	
63	Checksum for bytes 0-62	JEDEC Calculation		JEDEC Calculation	

PDC16RV7244A-(103/10)T-S

SERIAL PD INFORMATION (CONTINUED)

Byte	Function Described	Function Supported		Hex Value	
		-103	-10	-103	-10
64	Manufacturers JEDEC ID code per JEP-106E	Continuation code		7Fh	
65	Manufacturers JEDEC ID code per JEP-106E	SMART's ID		94h	
66-71	Manufacturers JEDEC ID code per JEP-106E	None		FFh	
72	Manufacturing location	Mfr Specific Data			
73	Manufacturer's Part Number	P		50h	
74	Manufacturer's Part Number	D		44h	
75	Manufacturer's Part Number	C		43h	
76	Manufacturer's Part Number	1		31h	
77	Manufacturer's Part Number	6		36h	
78	Manufacturer's Part Number	R		52h	
79	Manufacturer's Part Number	V		56h	
80	Manufacturer's Part Number	7		37h	
81	Manufacturer's Part Number	2		32h	
82	Manufacturer's Part Number	4		34h	
83	Manufacturer's Part Number	4		34h	
84	Manufacturer's Part Number	A		41h	
85	Manufacturer's Part Number	1	1	31h	31h
86	Manufacturer's Part Number	0	0	30h	30h
87	Manufacturer's Part Number	3	T	33h	54h
88	Manufacturer's Part Number	T	S	54h	53h
89	Manufacturer's Part Number	S	None	53h	FFh
90	Manufacturer's Part Number	None		FFh	
91	Revision Code	Mfr Specific Data		Mfr Specific Data	
92	Revision Code	None		FFh	
93	Manufacturing Date	DATE		DATE	
94	Manufacturing Date	DATE		DATE	
95-98	Assembly Serial Number	Serial Number		S.No.	
99	Manufacturer Specific Data	S		53h	
100	Manufacturer Specific Data	M		4Dh	
101	Manufacturer Specific Data	A		41h	
102	Manufacturer Specific Data	R		52h	
103	Manufacturer Specific Data	T		54h	
104	Manufacturer Specific Data	M		4Dh	
105	Manufacturer Specific Data	o		6Fh	
106	Manufacturer Specific Data	d		64h	
107	Manufacturer Specific Data	u		75h	
108	Manufacturer Specific Data	l		6Ch	
109	Manufacturer Specific Data	a		61h	
110	Manufacturer Specific Data	r		72h	
111	Manufacturer Specific Data	T		54h	
112	Manufacturer Specific Data	e		65h	
113	Manufacturer Specific Data	c		63h	
114	Manufacturer Specific Data	h		68h	
115	Manufacturer Specific Data	n		6Eh	
116	Manufacturer Specific Data	o		6Fh	
117	Manufacturer Specific Data	l		6Ch	
118	Manufacturer Specific Data	o		6Fh	
119	Manufacturer Specific Data	g		67h	
120	Manufacturer Specific Data	i		69h	
121	Manufacturer Specific Data	e		65h	
122	Manufacturer Specific Data	s		73h	
123	Manufacturer Specific Data	None		FFh	
124	Manufacturer Specific Data	None		FFh	
125	Manufacturer Specific Data	None		FFh	
126	Intel Spec Frequency	100Mhz		64h	
127	Intel Spec Detail for 100MHz	1000-1111		8Fh	
128-255	Open for CPQ Use for Read & Write	None		FFh	

DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted) Notes 1,2

Parameter		Symbol	Conditions	Value		Unit
				Min.	Max.	
Output High Voltage		$V_{OH(DC)}$	$I_{OH} = -2mA$	2.4	-	V
Output Low Voltage		$V_{OL(DC)}$	$I_{OL} = 2mA$	-	0.4	V
Input Leakage Current (Any Input)		I_{LI}	$0V \leq V_{IN} \leq V_{CC}$; All other pins not under test = 0V	-180	180	μA
Output Leakage Current		I_{LO}	$0V \leq V_{IN} \leq V_{CC}$ $D_{out} = \text{Disable}$	-20	20	μA
Operating Current (Average Power Supply Current)	103	I_{CC1S}	Burst: Length=4, $t_{RC} = \text{min}$ for BL=4, $t_{CK} = \text{min}$. One bank- active, Outputs open, Addresses changed up to 3-times during t_{RC} (min), $0V \leq V_{in} \leq V_{CC}$	-	1382	mA
	10			-	1202	
	103	I_{CC1D}	Burst: Length=4 (each bank), $t_{RC} = \text{min}$ for BL=4 (each bank), $t_{CK} = \text{min}$. 2 banks active, Output open, Addresses changed up to 3-times during t_{RC} (min), $0V \leq V_{in} \leq V_{CC}$	-	2282	mA
	10			-	1922	
Precharge Standby Current (Power Supply Current)		I_{CC2P}	CKE= V_{IL} , All banks idle, $t_{CK}=\text{min}$, Power down mode, $0V \leq V_{in} \leq V_{CC}$	-	68	mA
		I_{CC2PS}	CKE= V_{IL} , All banks idle, CLK=H or L, Power down mode, $0V \leq V_{in} \leq V_{CC}$	-	68	
Precharge Standby Current (Power Supply Current)		I_{CC2N}	CKE= V_{IH} , All banks idle, $t_{CK}=\text{min}$, NOP commands only, Input signals (except to CMD) are changed one time during 3 clock cycles, $0V \leq V_{in} \leq V_{CC}$	-	392	mA
Precharge Standby Current (Power Supply Current)		I_{CC2NS}	CKE= V_{IH} , All banks idle, CLK=H or L, Input signals are stable, $0V \leq V_{in} \leq V_{CC}$	-	122	

PDC16RV7244A-(103/10)T-S

(Continued)

Parameter		Symbol	Test Condition	Value		Unit
				Min.	Max.	
Active Standby Current (Power Supply Current)		I_{CC3P}	CKE= V_{IL} , Any bank active, $t_{CK}=\text{min}$, $0V \leq V_{in} \leq V_{CC}$	-	122	mA
		I_{CC3PS}	CKE= V_{IL} , Any bank active, CLK = H or L, $0V \leq V_{in} \leq V_{CC}$	-	104	mA
Active Standby Current (Power Supply Current)		I_{CC3N}	CKE= V_{IH} , Any bank active, $t_{CK}=\text{min}$, NOP commands only, Input signals (except to CMD) are changed one time during 3 clock cycles, $0V \leq V_{in} \leq V_{CC}$	-	572	mA
Active Standby Current (Power Supply Current)		I_{CC3NS}	CKE= V_{IH} , Any bank active, CLK = H or L, $0V \leq V_{in} \leq V_{CC}$	-	212	mA
Burst mode Current (Average Power supply current)		I_{CC4}	$t_{CK}=\text{min}$, Burst length=4, Outputs open, Multiple-banks active, Gapless data, $0V \leq V_{in} \leq V_{CC}$	-	1562	mA
Refresh Current #1 (Average Power Supply Current)	103	I_{CC5}	Auto-refresh; $t_{CK}=\text{min}$, $t_{RC}=\text{min}$, $0V \leq V_{in} \leq V_{CC}$	-	2102	mA
	10			-	1922	
Refresh Current #2 (Average Power Supply Current)		I_{CC6}	Self-refresh; $t_{CK}=\text{min}$, CKE $\leq 0.2V$, $0V \leq V_{in} \leq V_{CC}$	-	50	mA

†CL = CAS* Latency

- Notes:
- I_{CC} depends on the output termination or load conditions, clock cycle rate, and signal clocking rate;
The specified values are obtained with the output open and no termination register.
 - An initial pause (DESL or NOP) of 200 μs is required after power-up followed by a minimum of eight Auto-refresh cycles.

CAPACITANCE

(TA = +25°C, VCC = 3.3V±0.3V)

Parameter	Symbol	Max.	Unit	Note
Input Capacitance (Address, WE*, CKE, RAS*, CAS*)	C _{I1}	95	pF	1
Input Capacitance (DQMB0, DQMB2~7)	C _{I2}	30	pF	1
Input Capacitance (DQMB1, CLK2, CLK3)	C _{I3}	25	pF	1
Input Capacitance (CLK0, CLK1, CS2*, CS3*)	C _{I4}	25	pF	1
Input Capacitance (CS0*, CS1*)	C _{I5}	30	pF	1
Input/Output Capacitance (DQ0~DQ63)	C _{I/O}	18	pF	1, 2

- Notes: 1. Capacitance is measured with Boonton Meter or effective capacitance method.
2. CAS* - V_{IH} to disable D_{out}.

AC CHARACTERISTICS: MB81F64842B-(103/10)

(At recommended operating conditions unless otherwise noted) Notes 2,3,4

Parameter		Symbol	Unit	-103		-10		Notes
				Min.	Max.	Min.	Max.	
Clock Period	CAS Latency=2	t _{CK2}	ns	15	-	15	-	
	CAS Latency=3	t _{CK3}		10	-	10	-	
Clock High Time		t _{CH}	ns	3	-	3	-	
Clock Low Time		t _{CL}	ns	3	-	3	-	
Input Setup Time		t _{SI}	ns	2	-	2	-	
Input Hold Time		t _{HI}	ns	1	-	1	-	
Access time from Clock (t _{CK} =min)	CAS Latency=2	t _{AC2}	ns	-	8	-	8	5,6
	CAS Latency=3	t _{AC3}		-	6	-	6	
Output In Low-Z		t _{LZ}	ns	0	-	0	-	
Output in High-Z	CAS Latency=2	t _{HZ2}	ns	3	8	3	8	7
	CAS Latency=3	t _{HZ3}		3	6	3	6	
Output Hold Time	CAS Latency=2	t _{OH}	ns	3	-	3	-	
	CAS Latency=3			3	-	3	-	
Time between Auto-Refresh command Interval		t _{REFI}	ms	-	65.6	-	65.6	
Transition Time		t _T	ns	0.5	2	0.5	2	
CKE Set Up time for Power Down Exit		t _{CKSP}	ns	3	-	3	-	

PDC16RV7244A-(103/10)T-S

BASE VALUES FOR CLOCK COUNT/LATENCY: MB81F64842B-(103/10)

Parameter	Symbol	Unit	-103		-10		Notes
			Min.	Max.	Min.	Max.	
$\overline{\text{RAS}}$ Cycle Time	t_{RC}	ns	70	-	80	-	8
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	ns	20	-	30	-	
$\overline{\text{RAS}}$ Active Time	t_{RAS}	ns	50	110000	50	100000	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	ns	20	-	30	-	9
Write Recovery Time	t_{WR}	ns	10	-	10	-	
Data-in to Precharge Lead Time	t_{DPL}	ns	10	-	10	-	
Data-in to Active/Refresh command period	CAS Latency=2 t_{DAL2}	ns	$1\text{cyc}+t_{\text{RP}}$	-	$1\text{cyc}+t_{\text{RP}}$	-	
	CAS Latency=3 t_{DAL3}		$2\text{cyc}+t_{\text{RP}}$	-	$2\text{cyc}+t_{\text{RP}}$	-	
Mode Register set cycle Time	t_{RSC}	ns	20	-	20	-	
$\overline{\text{RAS}}$ to $\overline{\text{RAS}}$ Bank Active Delay Time	t_{RRD}	ns	20	-	20	-	

CLOCK COUNT FORMULA

(Note 10)

$$\text{Clock} \geq \frac{\text{Base Value}}{\text{Clock Period}} \quad (\text{Round off a whole number})$$


LATENCY-FIXED VALUES: MB81F64842B-(103/10)

(The latency values on these parameters are fixed regardless of clock period)

Parameter	Symbol	Unit	-103	-10	Notes
CKE to Clock Disable	I_{CKE}	cycle	1	1	
DQM to Output in High-Z	I_{DQZ}	cycle	2	2	
DQM to Input Data Delay	I_{DQD}	cycle	0	0	
Last Output to Write Command Delay	I_{OWD}	cycle	2	2	
Write Command to Input Data Delay	I_{DWD}	cycle	0	0	
Precharge to Output in High-Z Delay	CL = 2 I_{ROH2}	cycle	2	2	
	CL = 3 I_{ROH3}		3	3	
Burst Stop Command to Output in High-Z Delay	CL = 2 I_{BSH2}	cycle	2	2	
	CL = 3 I_{BSH3}		3	3	
$\overline{\text{CAS}}$ to $\overline{\text{CAS}}$ Delay (min)	I_{CCD}	cycle	1	1	
$\overline{\text{CAS}}$ Bank Delay (min)	I_{CBD}	cycle	1	1	

- Notes:
- I_{CC} depends on the output termination or load conditions, clock cycle rate, and signal clocking rate; The specified values are obtained with the output open and no termination register.
 - An initial pause (DESL or NOP) of 200 μs is required after power-up followed by a minimum of eight Auto-refresh cycles.
 - AC characteristics assume $t_{\text{T}} = 1 \text{ ns}$ and 50 pF of capacitive load.
 - 1.4 V is the reference level for measuring timing of input signals. Transition times are measured between V_{IH} (min) and V_{IL} (max).
 - Assumes t_{RCD} is satisfied.
 - t_{AC} also specifies the access time at burst mode.
 - Specified where output buffer is no longer driven.
 - Actual clock count of t_{RC} (I_{RC}) will be sum of clock count of t_{RAS} (I_{RAS}) and t_{RP} (I_{RP}).
 - Operation within the (t_{RCD}) (min) ensures that access time is determined by (t_{RCD}) (min) + (t_{AC}) (max); If t_{RCD} is greater than the specified t_{RCD} (min), access time is determined by t_{AC} .
 - All base values are measured from the clock edge at the command input to the clock edge for the next command input. All clock counts are calculated by a simple formula: clock count equals base value divided by clock period (round off a whole number).

Fig. 4 - EXAMPLE OF AC TEST LOAD CIRCUIT




Note: AC characteristics are measured in this condition. This load circuits are not applicable for V_{OH} and V_{OL} .

PDC16RV7244A-(103/10)T-S

Physical Dimensions

168-pin (84x2) 3.3V DIMM



- Notes:
1. All dimensions are in inches.
 2. Pin 85 is behind pin 1 on the back side.

Ordering Information

P D C 16 R V 72 4 4 A - 103 T - S

(1) (2) (3) (4) (5) (6) (7) (8) (9) (10) (11) (12) (13)

(1) **Memory Type**

S : SDRAM (PC/66)
G : SGRAM
P : SDRAM-Fast (PC/100)

(2) **Module Shape**

S : SIMM
D : DIMM
O : Small Outline DIMM

(3) **Module Pin Count**

A : 72-pin
B : 144-pin
C : 168-pin
D : 200-pin

(4) **Word Depth**

1 : 1M
2 : 2M
4 : 4M
8 : 8M
16 : 16M
256 : 256K
512 : 512K

(5) **Buffer Type**

B : Buffered
U : Unbuffered
R : Registered

(6) **Operating Voltage & Power Consumption**

V : 3.3V & LVTTL & Standard Power
L : 3.3V & LVTTL & Low Power
S : 3.3V & SSTL & Standard Power

(7) **Data Width**

(ex. 64=x64, 72=x72 etc.)

(8) **Device Configuration**

4 : x4
8 : x8
1 : x16
3 : x32

(9) **Refresh**

2 : 2krf
4 : 4krf
8 : 8krf

(10) **Module Revision / Applied "Standard" *1**

Blank : Rev. 0
A : Rev. 1
B : Rev. 2 (etc.)

*1 When DRAM device or PCB is revised, the revision is changed

(11) **Clock Frequency**

SDRAM

100 : 100Mhz

SDRAM-Fast (100Mhz, PC/100)

102 : CL=2; t_{RCD}=2; t_{RP}=2

103 : CL=3; t_{RCD}=2; t_{RP}=2

10 : CL=3; t_{RCD}=3; t_{RP}=3

(12) **Package of Component**

T : TSOP

(13) **Assembly & Test Site**

S : Smart Modular Technologies