



Integrated Device Technology, Inc.

# CMOS STATIC RAM 64K (64K x 1-BIT)

IDT7187S  
IDT7187L

### FEATURES:

- High speed (equal access and cycle time)
  - Military: 20/25/35/45/55/70/85ns (max.)
  - Commercial: 15/20/25ns (max.)
- Low power consumption
- Battery backup operation—2V data retention (L version only)
- JEDEC standard high-density 22-pin plastic and ceramic DIP, 22-pin and 28-pin leadless chip carrier and 24-pin CERPACK
- Produced with advanced CMOS high-performance technology
- Separate data input and output
- Input and output directly TTL-compatible
- Military product compliant to MIL-STD-883, Class B

### DESCRIPTION:


The IDT7187 is a 65,536-bit high-speed static RAM organized as 64K x 1. It is fabricated using IDT's high-performance, high-reliability CMOS technology. Access times as fast as 15ns are available.

Both the standard (S) and low-power (L) versions of the IDT7187 provide two standby modes— $ISB_1$  and  $ISB_2$ .  $ISB_1$  provides low-power operation;  $ISB_2$  provides ultra-low-power operation. The low-power (L) version also provides the capability for data retention using battery backup. When using a 2V battery, the circuit typically consumes only  $30\mu W$ .

Ease of system design is achieved by the IDT7187 with full asynchronous operation, along with matching access and cycle times. The device is packaged in an industry standard 22-pin, 300 mil plastic or ceramic DIP, 22- and 28-pin leadless chip carriers, or 24-pin CERPACK.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

### FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES**

**MAY 1994**

©1994 Integrated Device Technology, Inc.


6.1

DSC-1025/4


1

4825771 0015100 305


**PIN CONFIGURATIONS**




**DIP  
TOP VIEW**



**22-PIN LCC  
TOP VIEW**



**CERPACK  
TOP VIEW**



**28-PIN LCC  
TOP VIEW**

6

**PIN DESCRIPTIONS**

Name	Description
A <sub>0</sub> -A <sub>15</sub>	Address Inputs
$\overline{CS}$	Chip Select
$\overline{WE}$	Write Enable
V <sub>cc</sub>	Power
DATA <sub>IN</sub>	Data Input
DATA <sub>OUT</sub>	Data Output
GND	Ground

2986 tbl 01

**TRUTH TABLE<sup>(1)</sup>**

Mode	$\overline{CS}$	$\overline{WE}$	Output	Power
Standby	H	X	High-Z	Standby
Read	L	H	DOUT	Active
Write	L	L	High-Z	Active

NOTE:

1 H = V<sub>IH</sub>, L = V<sub>IL</sub>, X = don't care

2986 tbl 02

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	50	50	mA

**NOTE:** <sup>2986 tbl 03</sup>  
 1 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**CAPACITANCE** (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	8	pF
COUT	Output Capacitance	VOUT = 0V	8	pF

**NOTE:** <sup>2986 tbl 04</sup>  
 1 This parameter is determined by device characterization, but is not production tested.

**RECOMMENDED DC OPERATING CONDITIONS**

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	—	6.0	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

**NOTE:** <sup>2986 tbl 05</sup>  
 1 VIL (min) = -3.0V for pulse width less than 20ns, once per cycle.

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Temperature	GND	VCC
Military	-55°C to +125°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

<sup>2986 tbl 06</sup>

**DC ELECTRICAL CHARACTERISTICS**

(VCC = 5.0V ± 10%)

Symbol	Parameter	Test Condition	IDT7187S		IDT7187L		Unit	
			Min.	Max.	Min.	Max.		
ILI	Input Leakage Current	VCC = Max., VIN = GND to VCC	MIL	—	10	—	5	µA
			COM'L	—	5	—	2	
ILO	Output Leakage Current	VCC = Max., CS = VIH, VOUT = GND to VCC	MIL	—	10	—	5	µA
			COM'L	—	5	—	2	
VOL	Output Low Voltage	IOL = 10mA, VCC = Min	—	0.5	—	0.5	V	
		IOL = 8mA, VCC = Min	—	0.4	—	0.4		
VOH	Output High Voltage	Ioh = -4mA, VCC = Min	2.4	—	2.4	—	V	

<sup>2986 tbl 07</sup>

**DC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>**

(V<sub>CC</sub> = 5V ± 10%, V<sub>LC</sub> = 0.2V, V<sub>HC</sub> = V<sub>CC</sub> - 0.2V)

Symbol	Parameter	Power	7187S15 <sup>(3)</sup>		7187S20		7187S25		7187S35		7187S45		7187S55/70		7187S85		Unit	
			Com'l.	Mil.	Com'l.	Mil. <sup>(3)</sup>	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.		Com'l.
ICC1	Operating Power Supply Current CS = V <sub>IL</sub> , Outputs Open V <sub>CC</sub> = Max, f = 0 <sup>(2)</sup>	S	100	—	90	105	90	105	—	105	—	105	—	105	—	105	—	mA
		L	—	—	70	85	70	85	—	85	—	85	—	85	—	85	—	
ICC2	Dynamic Operating Current CS = V <sub>IL</sub> , Outputs Open V <sub>CC</sub> = Max, f = f <sub>MAX</sub> <sup>(2)</sup>	S	140	—	130	140	120	130	—	120	—	120	—	120	—	120	—	mA
		L	—	—	110	120	100	110	—	100	—	95	—	90	—	90	—	
ISB	Standby Power Supply Current (TTL Level) CS ≥ V <sub>IH</sub> , V <sub>CC</sub> = Max, Outputs Open, f = f <sub>MAX</sub> <sup>(2)</sup>	S	60	—	55	65	50	55	—	50	—	50	—	50	—	50	—	mA
		L	—	—	40	60	35	50	—	40	—	35	—	30/28	—	28	—	
ISB1	Full Standby Power Supply Current (CMOS Level) CS ≥ V <sub>HC</sub> , V <sub>CC</sub> = Max, V <sub>IN</sub> ≥ V <sub>HC</sub> or V <sub>IN</sub> ≤ V <sub>LC</sub> , f = 0 <sup>(2)</sup>	S	20	—	15	20	15	20	—	20	—	20	—	20	—	20	—	mA
		L	—	—	0.3	1.5	0.3	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	

- NOTES:** 2986 tbl 06
- All values are maximum guaranteed values
  - At f = f<sub>MAX</sub> address and data inputs are cycling at the maximum frequency of read cycles of 1/trc. f = 0 means no input lines change
  - These specs are preliminary




**DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES**

(L Version Only) V<sub>HC</sub> = V<sub>CC</sub> - 0.2V, V<sub>LC</sub> = 0.2V

Symbol	Parameter	Test Condition	Min.	Typ. <sup>(1)</sup> V <sub>CC</sub> @		Max. V <sub>CC</sub> @		Unit
				2.0v	3.0V	2.0V	3.0V	
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	—	2.0	—	—	—	—	V
I <sub>CCDR</sub>	Data Retention Current	MIL COM'L	—	10	15	600	900	μA
			—	10	15	150	225	
t <sub>CDR</sub> <sup>(3)</sup>	Chip Deselect to Data Retention Time	CS ≥ V <sub>HC</sub> V <sub>IN</sub> ≥ V <sub>HC</sub> or ≤ V <sub>LC</sub>	0	—	—	—	—	ns
t <sub>R</sub> <sup>(3)</sup>	Operation Recovery Time		t <sub>RC</sub> <sup>(2)</sup>	—	—	—	—	ns
I <sub>LI</sub>   <sup>(3)</sup>	Input Leakage Current		—	—	—	2	2	μA

- NOTES:** 2986 drw 09
- T<sub>A</sub> = +25°C
  - t<sub>RC</sub> = Read Cycle Time
  - This parameter is guaranteed, but not tested

**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**



4825771 0015103 014

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2986 tbl 10




Figure 1. AC Test Load




Figure 2. AC Test Load  
(for thZ, tLZ, twZ and tow)

\*Includes scope and jig capacitances

**AC ELECTRICAL CHARACTERISTICS** (Vcc = 5.0V ± 10%, All Temperature Ranges)

Symbol	Parameter	7187S15 <sup>(1)</sup> /20 7187L20		7187S25 7187L25		7187S35/45 <sup>(2)</sup> 7187L35/45 <sup>(2)</sup>		7187S55 <sup>(2)</sup> 7187L55 <sup>(2)</sup>		7187S70 <sup>(2)</sup> 7187L70 <sup>(2)</sup>		7187S85 <sup>(2)</sup> 7187L85 <sup>(2)</sup>		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>														
t <sub>RC</sub>	Read Cycle Time	15/20	—	25	—	35/45	—	55	—	70	—	85	—	ns
t <sub>AA</sub>	Address Access Time	—	15/20	—	25	—	35/45	—	55	—	70	—	85	ns
t <sub>ACS</sub>	Chip Select Access Time	—	15/20	—	25	—	35/45	—	55	—	70	—	85	ns
t <sub>OH</sub>	Output Hold from Address Change	5	—	5	—	5	—	5	—	5	—	5	—	ns
t <sub>LZ</sub> <sup>(3)</sup>	Output Selection to Output in Low-Z	5	—	5	—	5	—	5	—	5	—	5	—	ns
t <sub>HZ</sub> <sup>(3)</sup>	Chip Deselect to Output in High-Z	—	6	—	12	—	17/20	—	30	—	30	—	40	ns
t <sub>PU</sub> <sup>(3)</sup>	Chip Select to Power-Up Time	0	—	0	—	0	—	0	—	0	—	0	—	ns
t <sub>PD</sub> <sup>(3)</sup>	Chip Deselect to Power-Down Time	—	15/20	—	20	—	30/35	—	35	—	35	—	40	ns


**NOTES:**

- 1 0° to +70°C temperature range only
- 2 -55°C to +125°C temperature range only
- 3 This parameter guaranteed but not tested

2986 tbl 11




**TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1,2)</sup>**



2986 drw 10

**TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,3)</sup>**



2986 drw 11

**NOTES:**

1.  $\overline{WE}$  is HIGH for Read cycle
2.  $\overline{CS}$  is LOW for Read cycle.
3. Address valid prior to or coincident with  $\overline{CS}$  transition LOW
4. Transition is measured  $\pm 200mV$  from steady state voltage with specified loading in Figure 2
5. All Read cycle timings are referenced from the last valid address to the first transitioning address

6

**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5.0V \pm 10\%$ , All Temperature Ranges)

Symbol	Parameter	7187S15 <sup>(1)</sup> /20 7187L20		7187S25 7187L25		7187S35/45 <sup>(2)</sup> 7187L35/45 <sup>(2)</sup>		7187S55 <sup>(2)</sup> 7187L55 <sup>(2)</sup>		7187S70 <sup>(2)</sup> 7187L70 <sup>(2)</sup>		7187S85 <sup>(2)</sup> 7187L85 <sup>(2)</sup>		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Write Cycle</b>														
tWC	Write Cycle Time	12/15	—	25	—	35/45	—	55	—	70	—	85	—	ns
tCW	Chip Select to End-of-Write	12/15	—	20	—	25/40	—	50	—	55	—	65	—	ns
tAW	Address Valid to End-of-Write	12/15	—	20	—	25/40	—	50	—	55	—	65	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width	12/15	—	20	—	20/25	—	35	—	40	—	45	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	0	—	ns
tDW	Data Valid to End-of-Write	8/10	—	15	—	15/25	—	25	—	30	—	35	—	ns
tDH	Data Hold Time	0	—	5	—	5	—	5	—	5	—	5	—	ns
twz <sup>(3)</sup>	Write Enable to Output in High-Z	—	6/8	—	12	—	15/30	—	30	—	30	—	40	ns
toW <sup>(3)</sup>	Output Active from End-of-Write	0	—	0	—	0	—	0	—	0	—	0	—	ns


2986 tbl 12

**NOTES:**

1. 0° to +70°C temperature range only
2. -55°C to +125°C temperature range only
3. This parameter guaranteed but not tested.

4825771 0015105 997

**TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  CONTROLLED TIMING)<sup>(1,2,3,4)</sup>**




2986 drw 12

**NOTES:**

- 1  $\overline{WE}$  or  $\overline{CS}$  must be HIGH during all address transitions
- 2 A write occurs during the overlap ( $t_{WP}$ ) of a LOW  $\overline{CS}$  and a LOW  $\overline{WE}$
- 3  $t_{WA}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going HIGH to the end of the write cycle
- 4 If the  $\overline{CS}$  LOW transition occurs simultaneously with or after the  $\overline{WE}$  LOW transition, the outputs remain in the high-impedance state
- 5 Transition is measured  $\pm 200mV$  from steady state with a 5pF load (including scope and jig).

**TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$  CONTROLLED TIMING)<sup>(1,2,4)</sup>**




2986 drw 13

**NOTES:**

- 1  $\overline{WE}$  or  $\overline{CS}$  must be HIGH during all address transitions
- 2 A write occurs during the overlap ( $t_{WP}$ ) of a LOW  $\overline{CS}$  and a LOW  $\overline{WE}$
- 3  $t_{WA}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going HIGH to the end of the write cycle
- 4 If the  $\overline{CS}$  LOW transition occurs simultaneously with or after the  $\overline{WE}$  LOW transition, the outputs remain in the high-impedance state
- 5 Transition is measured  $\pm 200mV$  from steady state with a 5pF load (including scope and jig)

**ORDERING INFORMATION**



6

■ 4825771 0015107 76T ■