

HB56D25608A/B-6H/7H/8A/10A/12A

262,144-Word × 8-Bit High Density Dynamic RAM Module

■ DESCRIPTION

The HB56A25608 is a 256K × 8 dynamic RAM module, mounted two 1-Mbit DRAM (HM514256A) sealed in SOJ package. An outline of the HB56A25609 is 30-pin single in-line package having Lead types (HB56A25608A), Socket type (HB56A25608B). Therefore, the HB56A25608 makes high density mounting possible without surface mount technology. The HB56A25608 provides common data inputs and outputs. Its module board has decoupling capacitors beneath the each SOJ.


■ FEATURES

- 30-Pin Single In-Line Package
 - Lead Pitch 2.54mm
- Single 5V (± 10%) Supply
- High Speed
 - Access Time 60/70/80/100/120ns (max.)
- Low Power Dissipation
 - Active Mode 990/880/726/605/517/mW (max.)
 - Standby Mode 22mW (max.)
- Fast Page Mode Capability
- 512 Refresh Cycle 8ms
- 2 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
- TTL Compatible

■ ORDERING INFORMATION

Part No.	Access Time	Package
HB56D25608A-6H	60ns	30 pin SIP Lead Type
HB56D25608A-7H	70ns	
HB56D25608A-8A	80ns	
HB56D25608A-10A	100ns	
HB56D25608A-12A	120ns	
HB56D25608B-6H	60ns	30 pin SIP Socket Type
HB56D25608B-7H	70ns	
HB56D25608B-8A	80ns	
HB56D25608B-10A	100ns	
HB56D25608B-12A	120ns	

■ PIN OUT




Pin No.	Pin Name	Pin No.	Pin Name
1	V _{CC}	16	DQ ₄
2	$\overline{\text{CAS}}$	17	A ₈
3	DQ ₀	18	NC
4	A ₀	19	NC
5	A ₁	20	DQ ₅
6	DQ ₁	21	$\overline{\text{WE}}$
7	A ₂	22	V _{SS}
8	A ₃	23	DQ ₆
9	V _{SS}	24	NC
10	DQ ₂	25	DQ ₇
11	A ₄	26	NC
12	A ₅	27	$\overline{\text{RAS}}$
13	DQ ₃	28	NC
14	A ₆	29	NC
15	A ₇	30	V _{CC}

■ PIN DESCRIPTION

Pin Name	Function
A ₀ ~ A ₈	Address Input
A ₀ ~ A ₈	Refresh Address Input
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{WE}}$	Read/Write Enable
DQ ₀ ~ DQ ₇	Data-In/Data-Out
V _{CC}	Power Supply (+5V)
V _{SS}	Ground
NC	Non-Connection




■ BLOCK DIAGRAM




■ PHYSICAL OUTLINE


• HB56D25608A Series



• HB56D25608B Series



Detail A



NOTE: The plating of the contact finger is solder coat.



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V_{SS}	V_T	-1.0 to +7.0	V
Supply Voltage Relative to V_{SS}	V_{CC}	-1.0 to +7.0	V
Short Circuit Output Current	I_{out}	50	mA
Power Dissipation	P_T	2	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T_{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_a = 0$ to +70°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Supply Voltage	V_{SS}	0	0	0	V	
	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	5.5	V	1
Input Low Voltage	V_{IL}	-1.0	—	0.8	V	1

NOTE: 1. All voltage referenced to V_{SS} .■ DC ELECTRICAL CHARACTERISTICS ($T_a = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	Test Conditions	HB56D25608A/B										Unit	Note
			-6H		-7H		-8A		-10A		-12A			
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Operating Current	I _{CC1}	t _{RC} = Min.	—	180	—	160	—	132	—	110	—	94	mA	1, 2
Standby Current	I _{CC2}	TTL Interface RAS, CAS = V _{IH} D _{OUT} = High-Z	—	4	—	4	—	4	—	4	—	4	mA	
		CMOS Interface RAS, CAS ≥ V _{CC} -0.2V D _{OUT} = High-Z	—	2	—	2	—	2	—	2	—	2	mA	
RAS-Only Refresh Current	I _{CC3}	t _{RC} = Min.	—	180	—	160	—	132	—	110	—	94	mA	2
Standby Current	I _{CC5}	RAS = V _{IH} , CAS = V _{IL} D _{OUT} = Enable	—	10	—	10	—	10	—	10	—	10	mA	1
CAS-Before-RAS Refresh Current	I _{CC6}	t _{RC} = Min.	—	180	—	160	—	132	—	110	—	94	mA	
Fast Page Mode Current	I _{CC7}	t _{PC} = Min.	—	180	—	160	—	110	—	110	—	94	mA	1, 3
Input Leakage Current	I _{LI}	0V ≤ V _{IN} ≤ 7V	-10	10	-10	10	-10	10	-10	10	-10	10	μA	
Output Leakage Current	I _{LO}	0V ≤ V _{OUT} ≤ 7V D _{OUT} = Disable	-10	10	-10	10	-10	10	-10	10	-10	10	μA	
Output High Voltage	V _{OH}	I _{OUT} = -5 mA	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	
Output Low Voltage	V _{OL}	I _{OUT} = 4.2mA	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	

NOTES: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max. is specified at the output open condition.
 2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.
 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.



■ CAPACITANCE ($T_a = 25^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

Parameter	Symbol	Typ.	Max.	Unit	Note
Input Capacitance (Address)	C_{I1}	—	25	pF	1
Input Capacitance (Clock)	C_{I2}	—	30	pF	1
Input/Output Capacitance (DQ_0 – DQ_7)	$C_{I/O1}$	—	17	pF	1, 2

- NOTES:**
1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{\text{CAS}} = V_{IH}$ to disable D_{out} .

■ AC CHARACTERISTICS ($T_a = 0$ to 70°C , $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$) ^{(1), (2)}
• Read, Write and Refresh Cycle (Common Parameter)

Parameter	Symbol	HB56D25608A/B										Unit	Note
		-6H		-7H		-8A		-10A		-12A			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Random Read or Write Cycle Time	t _{RC}	125	—	140	—	160	—	190	—	220	—	ns	
RAS Precharge Time	t _{RP}	55	—	60	—	70	—	80	—	90	—	ns	
RAS Pulse Width	t _{RAS}	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t _{CAS}	20	10000	20	10000	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t _{ASR}	0	—	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t _{RAH}	10	—	10	—	12	—	15	—	15	—	ns	
Column Address Setup Time	t _{ASC}	0	—	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t _{CAH}	15	—	15	—	20	—	20	—	25	—	ns	
RAS to CAS Delay Time	t _{RCD}	20	40	20	50	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t _{RAD}	15	30	15	35	17	40	20	55	20	65	ns	9
RAS Hold Time	t _{RSH}	20	—	20	—	25	—	25	—	30	—	ns	
CAS Hold Time	t _{CSH}	60	—	70	—	80	—	100	—	120	—	ns	
CAS to RAS Precharge Time	t _{CRP}	10	—	10	—	10	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t _{REF}	—	8	—	8	—	8	—	8	—	8	ns	15

• Read Cycle

Parameter	Symbol	HB56D25608A/B										Unit	Note
		-6H		-7H		-8A		-10A		-12A			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Access Time from RAS	t _{RAC}	—	60	—	70	—	80	—	100	—	120	ns	2, 3
Access Time from CAS	t _{CAC}	—	20	—	20	—	25	—	25	—	30	ns	3, 4
Access Time from Address	t _{AA}	—	30	—	35	—	40	—	45	—	55	ns	3, 5
Read Command Setup Time	t _{RCS}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to CAS	t _{RCH}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to RAS	t _{RRH}	10	—	10	—	10	—	10	—	10	—	ns	
Column Address to RAS Lead Time	t _{RAL}	30	—	35	—	40	—	45	—	55	—	ns	
Output Buffer Turn-Off Time	t _{OFF}	—	20	—	20	—	20	—	25	—	30	ns	6



• Write Cycle

Parameter	Symbol	HB56D25608A/B										Unit	Note
		-6H		-7H		-8A		-10A		-12A			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	15	—	20	—	20	—	25	—	ns	
Write Command Pulse Width	t _{WP}	10	—	10	—	15	—	15	—	20	—	ns	
Data-In Setup Time	t _{DS}	0	—	0	—	0	—	0	—	0	—	ns	11
Data-In Hold Time	t _{DH}	15	—	15	—	20	—	20	—	25	—	ns	11

• Refresh Cycle

Parameter	Symbol	HB56D25608A/B										Unit	Note
		-6H		-7H		-8A		-10A		-12A			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	15	—	15	—	20	—	20	—	25	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	10	—	10	—	ns	

• Fast Page Mode Cycle

Parameter	Symbol	HB56D25608A/B										Unit	Note
		-6H		-7H		-8A		-10A		-12A			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Fast Page Mode Cycle Time	t _{PC}	45	—	50	—	55	—	55	—	65	—	ns	
Fast Page Mode $\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	—	10	—	10	—	10	—	15	—	ns	
Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	t _{RASC}	60	100000	70	100000	80	100000	100	100000	120	100000	ns	13
Access Time from $\overline{\text{CAS}}$ Precharge	t _{ACP}	—	40	—	45	—	50	—	50	—	60	ns	14
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t _{RHCP}	40	—	45	—	50	—	50	—	60	—	ns	


NOTES:

1. AC measurements assume $t_T = 5ns$.
2. Assumes that $tr_{CD} \leq tr_{CD} (max.)$ and $tr_{AD} \leq tr_{AD} (max.)$. If tr_{CD} or tr_{AD} is greater than the maximum recommended value shown in this table, tr_{AC} exceeds the value shown.
3. Measured with a load circuit equivalent to 2 TTL loads and 100pF.
4. Assumes that $tr_{CD} \geq tr_{CD} (max.)$, $tr_{AD} \leq tr_{AD} (max.)$.
5. Assumes that $tr_{CD} \leq tr_{CD} (max.)$, $tr_{AD} \geq tr_{AD} (max.)$.
6. $t_{OFF} (max.)$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
7. $V_{IH} (min.)$ and $V_{IL} (max.)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Operation with the $tr_{CD} (max.)$ limit insures that $tr_{AC} (max.)$ can be met, $tr_{CD} (max.)$ is specified as a reference point only, if tr_{CD} is greater than the specified $tr_{CD} (max.)$ limit, then access time is controlled exclusively by t_{CAC} .
9. Operation with the $tr_{AD} (max.)$ limit insures that $tr_{AC} (max.)$ can be met, $tr_{AD} (max.)$ is specified as a reference point only, if tr_{AD} is greater than the specified $tr_{AD} (max.)$ limit, then access time is controlled exclusively by t_{AA} .
10. Early write cycle only ($t_{WCS} \geq t_{WCS} (min.)$)
11. These parameters are referenced to $\overline{CAS}$ leading edge in an early write cycle.
12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS-only refresh).
13. t_{RASC} defines RAS pulse width in fast page mode cycles.
14. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
15. t_{REF} defines is 512 refresh cycles.




TIMING WAVEFORMS


Read Cycle




• Early Write Cycle




• $\overline{\text{RAS}}$ Only Refresh Cycle



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle



• Fast Page Mode Read Cycle



• Fast Page Mode Early Write Cycle

