


DESCRIPTION:

The DPS1MX32ML/DPS1MX32MW is a 1 Meg x 32 high density, high-speed Static Random Access Memory (SRAM) module, intended for high performance computers and digital signal processing applications. The DPS1MX32ML/DPS1MX32MW is comprised of eight 1 Meg x 4 devices surface mounted on an epoxy laminate substrate.

FEATURES:

- 1 Meg x 32, 2 Meg x 16 or 4 Meg x 8 Configuration
- High Speed: 15, 17, 20, 25, 35ns
- All Inputs and Outputs TTL Compatible
- Fully Static Operation; No Clock or Refresh Required
- Equal Read Access and Write Cycle Time
- Package Available:

72-Pin ZIP
72-Pin SIMM



PD0 = V_{SS}
PD1 = N.C.
PD2 = V_{SS}
PD3 = N.C.


PIN NAMES	
A0 - A19	Address Inputs
I/O0 - I/O31	Data In/Out
$\overline{CE}0 - \overline{CE}3$	Chip Enables
PD0 - PD3	Density I.D. Pins ¹
$\overline{OE}$	Output Enable
$\overline{WE}$	Write Enable
V _{DD}	Power (+5V)
V _{SS}	Ground
N.C.	No Connect

PIN-OUT DIAGRAM

TOP VIEW	
* INDEX →	
N.C.	1 N.C.
PD3	2 PD2
PD0	3 VSS
I/O0	4 PD1
I/O1	5 I/O8
I/O2	6 I/O9
I/O3	7 I/O10
VDD	8 I/O11
A7	9 A0
A8	10 A1
A9	11 A2
I/O4	12 I/O12
I/O5	13 I/O13
I/O6	14 I/O14
I/O7	15 I/O15
$\overline{WE}$	16 VSS
A14	17 A15
$\overline{CE}0$	18 $\overline{CE}1$
$\overline{CE}2$	19 $\overline{CE}3$
A16	20 A17
VSS	21 $\overline{OE}$
I/O16	22 I/O24
I/O17	23 I/O25
I/O18	24 I/O26
I/O19	25 I/O27
A10	26 A3
A11	27 A4
A12	28 A5
A13	29 VDD
I/O20	30 A6
I/O21	31 I/O28
I/O22	32 I/O29
I/O23	33 I/O30
VSS	34 I/O31
A19	35 A18
NC	36 NC

* Index SIMM - Notch
ZIP - Chamfer

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

Mode	$\overline{CE}n$	$\overline{WE}$	$\overline{OE}$	I/O Pin	Supply Current
Not Selected	H	X	X	HIGH-Z	Standby
DOUT Disable	L	H	H	HIGH-Z	Active
Read	L	H	L	DOUT	Active
Write	L	L	X	DIN	Active

H = HIGH

L = LOW

X = Don't Care

RECOMMENDED OPERATING RANGE ²

Symbol	Characteristic	Min.	Typ.	Max.	Unit
V_{DD}	Supply Voltage	4.5	5.0	5.5	V
V_{IH}	Input HIGH Voltage	2.2		$V_{DD} + 0.3$	V
V_{IL}	Input LOW Voltage	-0.5 ³		0.8	V
T_A	Operating Temp.	0	+25	+70	°C

DC OUTPUT CHARACTERISTICS

Symbol	Parameter	Conditions	Min.	Max.	Unit
V_{IH}	HIGH Voltage	$I_{OH} = -4.0mA$	2.4	-	V
V_{IL}	LOW Voltage	$I_{OL} = 8.0mA$		0.4	V

CAPACITANCE ⁵: $T_A = 25^\circ C$, $F = 1.0MHz$

Symbol	Parameter	Max.	Unit	Condition
C_{ADR}	Address Input	60	pF	$V_{IN} = 0V$
C_{CE}	Chip Enable	25		
C_{WE}	Write Enable	80		
C_{OE}	Output Enable	80		
C_{IO}	Data Input/Output	15		

ABSOLUTE MAXIMUM RATINGS ⁴

Symbol	Parameter	Max.	Unit
T_{STC}	Storage Temperature	-55 to +125	°C
T_{BIAS}	Temperature Under Bias	-10 to +85	°C
V_{DD}	Supply Voltage ²	-0.5 to +7.0	V
V_{ID}	Input/Output Voltage ²	-0.5 to $V_{DD} + 0.5$	V

DC OPERATING CHARACTERISTICS: Over operating ranges

Symbol	Characteristics	Test Conditions	COMMERCIAL		Unit
			Min.	Max.	
I_{IN}	Input Leakage Current	$V_{IN} = 0V$ to V_{DD}	-16	+16	μA
I_{OUT}	Output Leakage Current	$V_{IO} = 0V$ to V_{DD} , $\overline{CE}n = V_{IH}$	-10	+10	μA
I_{CC}	Operating Supply Current	$\overline{CE}n = V_{IL}$, $f = \text{max.}$, $I_{OUT} = 0mA$		1520	mA
I_{SB1}	Full Standby Supply Current	$V_{IN} \geq V_{DD} - 0.2V$ or $V_{IN} \leq V_{SS} + 0.2V$, $\overline{CE}n \geq V_{DD} - 0.2V$, $f = 0MHz$		120	mA
I_{SB2}	Standby Current	$\overline{CE}n = V_{IH}$, $f = \text{max.}$		480	mA
V_{OL}	Output Low Voltage	$I_{OUT} = 8.0mA$		0.4	V
V_{OH}	Output High Voltage	$I_{OUT} = -4.0mA$	2.4		V


AC TEST CONDITIONS	
Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	5ns *
Input and Output Timing Reference Levels	1.5V

* Transition measured between 0.8V and 2.2V.

Output Load		
Load	C _L	Parameters Measured
1	30pF	except t _{CLZ} , t _{CHZ} , t _{WHZ} , t _{OW} , t _{OLZ} and t _{OHZ}
2	5pF	t _{CLZ} , t _{CHZ} , t _{WHZ} , t _{OW}

Figure 1. Output Load




** Including Probe and Jig Capacitance.




AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges													
No.	Symbol	Parameter	15ns		17ns		20ns		25ns		35ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t _{RC}	Read Cycle Time	15		17		20		25		35		ns
2	t _{AA}	Address Access Time		15		17		20		25		35	ns
3	t _{ACS}	Chip Enable Access Time		15		17		20		25		35	ns
4	t _{CLZ}	Chip Enable to Output in LOW-Z ^{5, 7}	5		5		5		5		5		ns
5	t _{OE}	Output Enable to Output Valid		8		8		10		12		12	ns
6	t _{OLZ}	Output Enable to Output in LOW-Z ^{5, 7}	0		0		0		0		0		ns
7	t _{CHZ}	Chip Enable to Output in HIGH-Z ^{5, 7}	0	7	0	7	0	9	0	10	0	12	ns
8	t _{OHZ}	Output Enable to Output in HIGH-Z ^{5, 7}	0	7	0	7	0	9	0	10	0	12	ns
9	t _{OH}	Output Hold from Address Change	5		5		5		5		5		ns


AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE: Over operating ranges ⁸													
No.	Symbol	Parameter	15ns		17ns		20ns		25ns		35ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
10	t _{WC}	Write Cycle Time	15		17		20		25		35		ns
12	t _{CW}	Chip Enable to End of Write	12		12		15		17		20		ns
11	t _{AW}	Address Valid to End of Write	12		12		15		17		20		ns
13	t _{AS}	Address Set-up Time ***	0		0		0		0		0		ns
14	t _{WP}	Write Pulse Width	12		12		15		17		20		ns
15	t _{WR}	Write Recovery Time	3		3		3		3		3		ns
16	t _{WHZ}	Write Enable to Output in HIGH-Z ^{5, 7}	0	7	0	8	0	9	0	10	0	15	ns
17	t _{DW}	Data to Write Time Overlap	8		8		10		12		15		ns
18	t _{DH}	Data Hold Time from Write Time	0		0		0		0		0		ns
19	t _{OW}	Output Active from End of Write ^{5, 7}	3		5		5		5		5		ns

*** Valid for both Read and Write Cycles.

READ CYCLE 1: Address Controlled. $\overline{WE}$ is HIGH. $\overline{CE}$ and $\overline{OE}$ are LOW.**READ CYCLE 2: $\overline{CE}$ Controlled.** $\overline{WE}$ is HIGH.**WRITE CYCLE 1: $\overline{WE}$ Controlled..⁸**

**NOTES:**


1. The PD0 - PD3 pins are used to identify memory density when other density versions of the JEDEC STD module can be installed in the same socket.
2. All voltages are with respect to V_{SS} .
3. -2.0V min. for pulse width less than 20ns (V_{IL} min. = -0.5V at DC level).
4. Stresses greater than those under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
5. This parameter is guaranteed and not 100% tested.
6. Transition is measured at the point of $\pm 500mV$ from steady state voltage.
7. When $\overline{OE}$ and $\overline{CE}$ are LOW and $\overline{WE}$ is HIGH, I/O pins are in the output state, and input signals of opposite phase to the outputs must not be applied.
8. The outputs are in a high impedance state when $\overline{WE}$ is LOW.




ORDERING INFORMATION

DP	S	1M	X	32	M	X	-XX	C	
PREFIX	TYPE	MEMORY DEPTH	DESIG	MEMORY WIDTH	DESIG	PACKAGE	SPEED	GRADE	
								C	COMMERCIAL 0°C to +70°C
							15		15ns
							17		17ns
							20		20ns
							25		25ns
							35		35ns
								L	PLASTIC ZIP (LEADED)
								W	PLASTIC SIMM (LEADLESS)
									4 MEGABIT BASED DEVICES
									MEMORY MODULE WITHOUT SUPPORT LOGIC
									CMOS SRAM

MECHANICAL DRAWINGS



Plastic ZIP



Plastic SIMM

Dense-Pac Microsystems, Inc.

7321 Lincoln Way ♦ Garden Grove, California 92841-1431
(714) 898-0007 (800) 642-4477 (Outside CA) ♦ FAX: (714) 897-1772 ♦ <http://www.dense-pac.com>