

GSC93BC46/56/66

3-wire Serial EEPROMs 1K/2K/4K



Description

The GSC93BC family provides 1K, 2K and 4K of serial electrically erasable and programmable read-only memory (EEPROM). The wide V_{dd} range allows for low-voltage operation down to 1.8V and up to 5.5V. The device, fabricated using traditional CMOS EEPROM technology, is optimized for many industrial and commercial applications where low-voltage and low-power operation is essential. The device is accessed via a 3-wire serial interface.

Features


- Internally organized as 128x8 or 64x16 (1K), 256x8 or 128x16 (2K), 512x8 or 256x16 (4K)
- Wide-voltage range operation: 1.8V~5.5V
- 3-wire serial interface bus
- Date retention: 100years
- High endurance: 1,000,000 Write Cycles
- 2MHz (5V) clock rate
- Sequential read operation
- Self-timed write cycle (10ms max)

Package Dimensions



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	5.80	6.20	M	0.10	0.25
B	4.80	5.00	H	0.35	0.49
C	3.80	4.00	L	1.35	1.75
D	0°	8°	J	0.375 REF.	
E	0.40	0.90	K	45°	
F	0.19	0.25	G	1.27 TYP.	

Figure 1. Pin Configurations




Pin Name	Function
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
Gnd	Ground
V _{cc}	Power Supply
ORG	Internal Organization
NC	No Connect

Absolute Maximum Ratings

Parameter	Ratings	Unit
Voltage on Any Pin with Respect to Ground	-1.0 to V _{cc} +7.0	V
Maximum Operating Voltage	6.25	V
DC Output Current	5.0	mA
Operating Temperature Range	-55 ~ +125	°C
Storage Temperature Range	-65 ~ +150	°C

Note: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of these specifications are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 2. Block Diagram

Notes

1. The ORG pin is used to select between x8 and x16.

When the pin is connected to Vcc, x16 mode is selected.

Otherwise, the ORG pin should be grounded in order to select x8 mode.

The interface for the GSC93BC46/56/66 is accessed through four different signals: Chip Select (CS), Data Input (DI), Data Output (DO), and Serial Data Clock (SK). The Chip Select (CS) signal must be pulled high before issuing a command through the Data Input (DI) pin. The Serial Data Clock (SK) signal is used in conjunction with the Data Input (DI) pin.

PIN Capacitance

Applicable over recommended operating range from $T_A=25^{\circ}\text{C}$, $f=1.0\text{MHz}$, $V_{CC}=+5\text{V}$

Symbol	Test Condition	Max	Unit	Condition
COUT	Output Capacitance (DO)	5	pF	$V_{OUT}=0\text{V}$
CIN	Input Capacitance (CK, SK, DI)	5	pF	$V_{IN}=0\text{V}$

Note: 1. This parameter is characterized and not 100% tested.

DC Characteristics

Applicable over recommended operating range from: $T_A=-40 \sim +85^{\circ}\text{C}$, $V_{CC}=+1.8 \sim +5\text{V}$ (unless otherwise noted)

Parameter	Symbol	Test Condition	Min	TYP	Max	Unit
Supply Voltage	V_{CC1}		1.8	-	5.5	V
Supply Voltage	V_{CC2}		2.7	-	5.5	V
Supply Voltage	V_{CC3}		4.5	-	5.5	V
Supply Current $V_{CC}=5.0\text{V}$	I_{CC}	READ at 1MHz	-	0.5	2.0	mA
Supply Current $V_{CC}=5.0\text{V}$	I_{CC}	WRITE at 1MHz	-	0.5	2.0	mA
Standby Current $V_{CC}=1.8\text{V}$	I_{SB1}	$CS=0\text{V}$	-	0	0.1	μA
Standby Current $V_{CC}=2.7\text{V}$	I_{SB2}	$CS=0\text{V}$	-	6.0	10.0	μA
Standby Current $V_{CC}=5.0\text{V}$	I_{SB3}	$CS=0\text{V}$	-	17	30	μA
Input Leakage Current	I_{LI}	$V_{IN}=0\text{V}$ to V_{CC}	-	0.1	3.0	μA
Output Leakage Current	I_{LO}	$V_{IN}=0\text{V}$ to V_{CC}	-	0.1	3.0	μA
Input Low Level	$V_{IL1}^{(1)}$	$2.7\text{V} < V_{CC} < 5.5\text{V}$	-0.6	-	0.8	V
Input High Level	$V_{IH1}^{(1)}$		2.0	-	$V_{CC}+1$	V
Input Low Level	$V_{IL2}^{(1)}$	$1.8\text{V} < V_{CC} < 2.7\text{V}$	-0.6	-	$V_{CC} \times 0.3$	V
Input High Level	$V_{IH2}^{(1)}$		$V_{CC} \times 0.7$	-	$V_{CC}+1$	V
Output Low Level	$V_{OL1}^{(1)}$	$2.7\text{V} < V_{CC} < 5.5\text{V}$; $I_{OL}=2.1\text{mA}$ $I_{OH}=-0.4\text{mA}$	-	-	0.4	V
Output High Level	$V_{OH1}^{(1)}$		2.4	-	-	V
Output Low Level	$V_{OL2}^{(1)}$	$1.8\text{V} < V_{CC} < 2.7\text{V}$; $I_{OL}=0.15\text{mA}$ $I_{OH}=-100\mu\text{A}$	-	-	0.2	V
Output High Level	$V_{OH2}^{(1)}$		$V_{CC}-2$	-	-	V

Note 1: V_{IL} and V_{IH} max are reference only and are not tested.

AC Characteristics

Applicable over recommended operating range from: TA=-40 ~ +85°C, Vcc=As specified, CL=1 TTL Gate & 100pF (unless otherwise noted)

Parameter	Symbol	Test Condition		Min	TYP	Max	Unit
Clock Frequency, SK	fsk	4.5V < Vcc < 5.5V		0	-	2	MHz
		2.7V < Vcc < 5.5V		0		1	
		1.8V < Vcc < 5.5V		0		0.25	
SK High Time	tsKH	4.5V < Vcc < 5.5V		250	-	-	ns
		2.7V < Vcc < 5.5V		250			
		1.8V < Vcc < 5.5V		1000			
SK Low Time	tsKL	4.5V < Vcc < 5.5V		250	-	-	ns
		2.7V < Vcc < 5.5V		250			
		1.8V < Vcc < 5.5V		1000			
Minimum CS Low Time	tCS	4.5V < Vcc < 5.5V		250	-	-	ns
		2.7V < Vcc < 5.5V		250			
		1.8V < Vcc < 5.5V		1000			
CS Setup Time	tCSS	Relative To SK	4.5V < Vcc < 5.5V	50	-	-	ns
			2.7V < Vcc < 5.5V	50			
			1.8V < Vcc < 5.5V	200			
DI Setup Time	tDIS	Relative To SK	4.5V < Vcc < 5.5V	100	-	-	ns
			2.7V < Vcc < 5.5V	100			
			1.8V < Vcc < 5.5V	400			
CS Hold Time	tCSH	Relative To SK		0	-	-	ns
DI Hold Time	tDIH	Relative To SK	4.5V < Vcc < 5.5V	100	-	-	ns
			2.7V < Vcc < 5.5V	100			
			1.8V < Vcc < 5.5V	400			
Output Delay to "1"	tPD1	AC Test	4.5V < Vcc < 5.5V	-	-	250	ns
			2.7V < Vcc < 5.5V	-		250	
			1.8V < Vcc < 5.5V	-		1000	
Output Delay to "0"	tPD0	AC Test	4.5V < Vcc < 5.5V	-	-	250	ns
			2.7V < Vcc < 5.5V	-		250	
			1.8V < Vcc < 5.5V	-		1000	
CS to Status Valid	tsV	AC Test	4.5V < Vcc < 5.5V	-	-	250	ns
			2.7V < Vcc < 5.5V	-		250	
			1.8V < Vcc < 5.5V	-		1000	
CS to DO in High Impedance	tDF	AC Test CS=VIL	4.5V < Vcc < 5.5V	-	-	100	ns
			2.7V < Vcc < 5.5V	-		100	
			1.8V < Vcc < 5.5V	-		400	
Write Cycle Time	tWP		1.8V < Vcc < 5.5V	-	3	10	ms
5.0V, 25°C	Endurance (1)			1M	-	-	Write Cycles

Note: 1. This parameter is characterized and not 100% tested.

Instruction set for the GSC93BC46

Instruction	SB	OP Code	Address		Data		Comment
			X8	X16	X8	X16	
READ	1	10	A6 ~ A0	A5 ~ A0			Reads data stored at specified memory location.
EWEN	1	00	11xxxxx	11xxxx			Write enable command (must be issued before any erase or write operation).
ERASE	1	11	A6 ~ A0	A5 ~ A0			Erases memory location An~A0
WRITE	1	01	A6 ~ A0	A5 ~ A0	D7 ~ D0	D15 ~ D0	Write to memory location An~A0
ERAL	1	00	10xxxxx	10xxxx			Erases all memory locations. Valid only at Vcc=4.5V to 5.5V
WRAL	1	00	01xxxxx	01xxxx	D7 ~ D0	D15 ~ D0	Write all memory locations. Valid only at Vcc=4.5V to 5.5V
EWDS	1	00	00xxxxx	00xxxx			Disables all erase or write instructions

Note : The X's in the address field represent don't care values and must be clocked.

Instruction set for the GSC93BC56/66

Instruction	SB	OP Code	Address		Data		Comment
			X8	X16	X8	X16	
READ	1	10	A8 ~ A0	A7 ~ A0			Reads data stored at specified memory location.
EWEN	1	00	11xxxxxxxx	11xxxxxxxx			Write enable command (must be issued before any erase or write operation).
ERASE	1	11	A8 ~ A0	A7 ~ A0			Erases memory location An~A0
WRITE	1	01	A8 ~ A0	A7 ~ A0	D7~D0	D15~D0	Write to memory location An~A0
ERAL	1	00	10xxxxxxxx	10xxxxxxxx			Erases all memory locations. Valid only at Vcc=4.5V to 5.5V
WRAL	1	00	01xxxxxxxx	01xxxxxxxx	D7~D0	D15~D0	Write all memory locations. Valid only at Vcc=4.5V to 5.5V
EWDS	1	00	00xxxxxxxx	00xxxxxxxx			Disables all erase or write instructions

Note : The X's in the address field represent don't care values and must be clocked.

Function Description

The GSC93BC46/56/66 support 7 different instructions, which must be clocked serially using the CS, SK and DI pins. Before sending each of these instructions, the CS pin must be pulled high followed by a START bit (logic '1'). The next sequence includes a 2-bit Op Code and usually an 8 or 16-bit address. The next description describes the various functions in the chip.

READ (READ): The Read (READ) instruction includes the Op Code ("10") followed by the memory address location to be read. After the instruction and address is sent, the data from the memory location can be clocked out using the serial output pin DO. The data changes on the rising edge of the clock, so the falling edge can be used to strobe the output.

Note that during shifting the last address bit, the DO pin is a dummy bit (logic "0").

ERASE/WRITE (EWEN): When the chip is first powered-on, no erase or write instructions can be issued. Only when the Erase/Write Enable (EWEN) instruction is sent will the system be allowed to write to the chip. The EWEN command only needs to be issued once after being powered-on. To disable the chip again, the Erase/Write Disable (EWDS) command can be used.

ERASE (ERASE): The Erase (ERASE) instruction clears the designated memory location to a logic '1' state. After the Op Code and address location is inputted, the chip will enter into an erase cycle. When the cycle completes, the chip will automatically enter into standby mode.

WRITE (WRITE): The Write (WRITE) instruction is used to write to a specific memory location. If word mode (x16) is selected, then 16 bits of data will be written into the location. If byte mode (x8) is chosen, then 8 bits of data will be written into the location. The write cycle will begin automatically after the 8 or 16 bits are shifted into the chip.

ERASE ALL (ERAL): The Erase All (ERAL) instruction is primarily used for testing purposes and only functions when $V_{CC}=4.5V$ to $5.5V$. This instruction will clear the entire memory array to '1'.

WRITE ALL (WRAL): The Write All (WRAL) instruction will program the entire memory array according to the 8 or 16-bit data pattern provided. The instruction will only be valid when $V_{CC}=4.5V$ to $5.5V$.

ERASE/WRITE DISABLE (EWDS): The Erase/Write Disable (EWDS) instruction blocks any kind of erase or program operations from modifying the contents of the memory array. This instruction should be executed after erasing or programming to prevent accidental data loss.


Note also that the READ instruction will operate regardless of whether the chip is disabled from program and write operations.

Ready/Busy

To determine whether the chip has completed an erase or write operation, the CS signal can be pulled LOW for a minimum of 250ns (t_{CS}) and then pulled back HIGH to enter Ready/Busy mode. If the chip is currently in the programming cycle, t_{WP} , then the DO pin will go low (logical "0"). When the write cycle completes, the DO pin is pulled high (logical "1") to indicate that the part can receive another instruction. Note that the Ready/Busy polling cannot be done if the chip has already finished and returned back to standby mode.

Timing Diagrams

Synchronous Data Timing



Note (1): This is the minimum SK period.


Organization Key for TIMING Diagrams

I/O	GSC93BC46(1K)		GSC93BC56(2K)		GSC93BC66(4K)	
	X8	X16	X8	X16	X8	X16
AN	A6	A5	A8 ⁽¹⁾	A7 ⁽²⁾	A8	A7
DN	D7	D15	D7	D15	D7	D15


Note:

1. A8 is a DON'T CARE value, but the extra clock is required.
2. A7 is a DON'T CARE value, but the extra clock is required.


READ Timing




EWEN Timing




EWDS Timing




WRITE Timing




WRAL Timing ⁽¹⁾



ERASE Timing



ERAL Timing ⁽¹⁾



GSC93BC46 Ordering Information

Ordering Code	Package	Pin Type	Operating Ranges
GSC93BC46AI	SOP-8	A	Industrial (-40 ~ +85°C)
GSC93BC46BI		B	


GSC93BC56 Ordering Information

Ordering Code	Package	Pin Type	Operating Ranges
GSC93BC56AI	SOP-8	A	Industrial (-40 ~ +85°C)
GSC93BC56BI		B	

GSC93BC66 Ordering Information

Ordering Code	Package	Pin Type	Operating Ranges
GSC93BC66AI	SOP-8	A	Industrial (-40 ~ +85°C)
GSC93BC66BI		B	

Product Ordering Information



Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of GTM.
- GTM reserves the right to make changes to its products without notice.
- GTM semiconductor products are not warranted to be suitable for use in life-support Applications, or systems.
- GTM assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.

Head Office And Factory:

- Taiwan:** No. 17-1 Tatung Rd. Fu Kou Hsin-Chu Industrial Park, Hsin-Chu, Taiwan, R. O. C.
- TEL : 886-3-597-7061 FAX : 886-3-597-9220, 597-0785
- China:** (201203) No.255, Jang-Jiang Tsai-Lueng RD. , Pu-Dung-Hsin District, Shang-Hai City, China
- TEL : 86-21-5895-7671 ~ 4 FAX : 86-21-38950165