www.DataSheet4U.com



Preliminary User's Manual

V850ES/KG2

32-Bit Single-Chip Microcontrollers

Hardware

μ**PD70F3731** μ**PD70F3732**

Document No. U17703EJ1V0UD00 (1st edition) Date Published November 2005 N CP(K)

© NEC Electronics Corporation 2005 Printed in Japan [MEMO]

www.DataSheet4U.com

www.DataSheet4U.com

1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

5 POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

6 INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

Caution: µPD70F3731 and 70F3732 use SuperFlash[®] technology licensed from Silicon Storage Technology, Inc.

MINICUBE is a registered trademark of NEC Electronics Corporation in Japan and Germany. EEPROM is a trademark of NEC Electronics Corporation.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

- The information contained in this document is being issued in advance of the production cycle for the product. The parameters for the product may change before final production or NEC Electronics Corporation, at its own discretion, may withdraw the product prior to its production.
- Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property
 rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other
 liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
 patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics products depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M5D 02.11-1

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

[GLOBAL SUPPORT] http://www.necel.com/en/support/support.html

NEC Electronics America, Inc. (U.S.)NEC Electronics (Europe) GmbHNEC Electronics Hong Kong Ltd.
Hong KongSanta Clara, CaliforniaDuesseldorf, GermanyHong KongTel: 408-588-6000
800-366-9782Tel: 0211-65030Tel: 2886-9318• Sucursal en España
Madrid, Spain
Tel: 091-504 27 87NEC Electronics Hong Kong Ltd.
Seoul Branch
Seoul, Korea

- Succursale Française Vélizy-Villacoublay, France Tel: 01-30-675800
- Filiale Italiana Milano, Italy Tel: 02-66 75 41
- Branch The Netherlands Eindhoven, The Netherlands Tel: 040-2654010
- Tyskland Filial Taeby, Sweden Tel: 08-63 87 200
- United Kingdom Branch Milton Keynes, UK Tel: 01908-691-133

Seoul, Korea Tel: 02-558-3737

NEC Electronics Shanghai Ltd. Shanghai, P.R. China Tel: 021-5888-5400

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-2719-2377

NEC Electronics Singapore Pte. Ltd. Novena Square, Singapore Tel: 6253-8311

J05.6

PREFACE

ReadersThis manual is intended for users who wish to understand the functions of the
V850ES/KG2 and design application systems using the V850ES/KG2.

 Purpose
 This manual is intended to give users an understanding of the hardware functions of the V850ES/KG2 shown in the Organization below.

Organization This manual is divided into two parts: Hardware (this manual) and Architecture (V850ES Architecture User's Manual).

Hardware

- Pin functions
- CPU function
- On-chip peripheral functions
- Flash memory programming
- Electrical specifications (target)

Architecture

- Data types
- Register set
- · Instruction format and instruction set
- · Interrupts and exceptions
- · Pipeline operation

How to Read This Manual It is assumed that the readers of this manual have general knowledge in the fields of electrical engineering, logic circuits, and microcontrollers.

To find the details of a register where the name is known

 \rightarrow Refer to **APPENDIX B REGISTER INDEX**.

To understand the details of an instruction function

 \rightarrow Refer to the V850ES Architecture User's Manual.

Register format

→ The name of the bit whose number is in angle brackets (<>) in the figure of the register format of each register is defined as a reserved word in the device file.

To understand the overall functions of the V850ES/KG2

 \rightarrow Read this manual according to the **CONTENTS**.

To know the electrical specifications of the V850ES/KG2

 \rightarrow Refer to CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET).

The "yyy bit of the xxx register" is described as the "xxx.yyy bit" in this manual. Note with caution that even if "xxx.yyy" is described as is in a program, however, the compiler/assembler cannot recognize it correctly.

Conventions	Data significance: Active low representation	Higher digits on the left and lower digits on the right : xxx (overscore over pin or signal name)
	Memory map address:	Higher addresses on the top and lower addresses on the bottom
	Note:	Footnote for item marked with Note in the text
	Caution:	Information requiring particular attention
	Remark:	Supplementary information
	Numeric representation:	Binary xxxx or xxxxB
		Decimal xxxx
		Hexadecimal xxxxH
	Prefix indicating power of	f 2 (address space, memory capacity):
		K (kilo): 2 ¹⁰ = 1,024
		M (mega): 2 ²⁰ = 1,024 ²
		G (giga): $2^{30} = 1,024^{3}$

Related DocumentsThe related documents indicated in this publication may include preliminary versions.However, preliminary versions are not marked as such.

Documents related to V850ES/KG2

Document Name	Document No.
V850ES Architecture User's Manual	U15943E
V850ES/KG2 Hardware User's Manual	This manual

Documents related to development tools (user's manuals)

Document Name		Document No.
CA850 Ver. 3.00 C Compiler Package	Operation	U17293E
	C Language	U17291E
	Assembly Language	U17292E
	Link Directives	U17294E
PM+ Ver. 6.00 Project Manager		U17178E
ID850QB Ver. 3.10 Integrated Debugger	Operation	U17435E
SM850 Ver. 2.50 System Simulator	Operation	U16218E
SM850 Ver. 2.00 or Later System Simulator	External Part User Open Interface Specification	U14873E
RX850 Ver. 3.20 or Later Real-Time OS	Basics	U13430E
	Installation	U17419E
	Technical	U13431E
	Task Debugger	U17420E
RX850 Pro Ver. 3.20 Real-Time OS	Basics	U13773E
	Installation	U17421E
	Technical	U13772E
	Task Debugger	U17422E
AZ850 Ver. 3.30 System Performance Analyzer		U17423E
PG-FP4 Flash Memory Programmer		U15260E

CONTENTS

CHAPTE	ER 1 INTRODUCTION	17
1.1	V850ES/Kx2 Product Lineup	
1.2	Features	
1.3	Applications	
1.4	Ordering Information	
1.5	Pin Configuration (Top View)	
1.6	Function Block Configuration	24
1.7	Overview of Functions	
СНАРТИ	ER 2 PIN FUNCTIONS	29
2.1	List of Pin Functions	
2.2	Pin Status	
2.3	Pin I/O Circuits and Recommended Connection of Unused Pins	
2.4	Pin I/O Circuits	
CHAPT	ER 3 CPU FUNCTIONS	42
3.1	Features	
3.2	CPU Register Set	
	3.2.1 Program register set	
	3.2.2 System register set	
3.3	Operating Modes	51
3.4	Address Space	
	3.4.1 CPU address space	
	3.4.2 Wraparound of CPU address space	
	3.4.3 Memory map	
	3.4.4 Areas	
	3.4.5 Recommended use of address space	60
	3.4.6 Peripheral I/O registers	
	3.4.7 Special registers	74
	3.4.8 Cautions	
СНАРТИ	ER 4 PORT FUNCTIONS	82
4.1	Features	
4.2	Basic Port Configuration	
4.3	Port Configuration	
	4.3.1 Port 0	
	4.3.2 Port 1	
	4.3.3 Port 3	
	4.3.4 Port 4	100
	4.3.5 Port 5	
	4.3.6 Port 7	106
	4.3.7 Port 9	107
	4.3.8 Port CM	115

	4.3.9 Port CS	117
	4.3.10 Port CT	ww.DataSheet4U.com
	4.3.11 Port DH	121
	4.3.12 Port DL	123
4.4	Block Diagrams	126
4.5	Port Register Setting When Alternate Function Is Used	151
4.6	Cautions	158
	4.6.1 Cautions on bit manipulation instruction for port n register (Pn)	158
	4.6.2 Hysteresis characteristics	
СНАРТИ	ER 5 BUS CONTROL FUNCTION	160
5.1	Features	
5.2	Bus Control Pins	
•	5.2.1 Pin status when internal ROM, internal RAM, or on-chip peripheral I/O is accessed	
	5.2.2 Pin status in each operation mode	
5.3	Memory Block Function	
	5.3.1 Chip select control function	
5.4	External Bus Interface Mode Control Function	
5.5	Bus Access	165
	5.5.1 Number of clocks for access	165
	5.5.2 Bus size setting function	
	5.5.3 Access by bus size	
5.6	Wait Function	
	5.6.1 Programmable wait function	173
	5.6.2 External wait function	174
	5.6.3 Relationship between programmable wait and external wait	
	5.6.4 Programmable address wait function	
5.7	Idle State Insertion Function	177
5.8	Bus Hold Function	178
	5.8.1 Functional outline	178
	5.8.2 Bus hold procedure	179
	5.8.3 Operation in power save mode	179
5.9	Bus Priority	
5.10	Bus Timing	181
5.11	Cautions	187
СНАРТ	ER 6 CLOCK GENERATION FUNCTION	
6.1	Overview	
6.2	Configuration	189
6.3	Registers	191
6.4	Operation	195
	6.4.1 Operation of each clock	
	6.4.2 Clock output function	
	6.4.3 External clock input function	
6.5	PLL Function	196
	6.5.1 Overview	
	6.5.2 Register	

	6.5.3 Usage	197 www.DataSheet4U.com
СНАРТ	ER 7 16-BIT TIMER/EVENT COUNTER P (TMP)	198
7.1	Overview	
7.2	Functions	
7.3	Configuration	
7.4	Registers	
7.5	Operation	
	7.5.1 Interval timer mode (TP0MD2 to TP0MD0 bits = 000)	
	 7.5.2 External event count mode (TP0MD2 to TP0MD0 bits = 001) 	
	7.5.3 External trigger pulse output mode (TP0MD2 to TP0MD0 bits = 010)	
	 7.5.4 One-shot pulse output mode (TP0MD2 to TP0MD0 bits = 011) 	
	7.5.5 PWM output mode (TP0MD2 to TP0MD0 bits = 100)	
	7.5.6 Free-running timer mode (TP0MD2 to TP0MD0 bits = 101)	
	7.5.7 Pulse width measurement mode (TP0MD2 to TP0MD0 bits = 110)	
	7.5.8 Timer output operations	
7.6	Eliminating Noise on Capture Trigger Input Pin (TIP0a)	
7.7	Cautions	
CHAPT	ER 8 16-BIT TIMER/EVENT COUNTER 0	
8.1	Functions	
8.2	Configuration	
8.3	Registers	
8.4	Operation	
	8.4.1 Interval timer operation	
	8.4.2 Square wave output operation	
	8.4.3 External event counter operation	
	8.4.4 Operation in clear & start mode entered by TI0n0 pin valid edge input	309
	8.4.5 Free-running timer operation	
	8.4.6 PPG output operation	
	8.4.7 One-shot pulse output operation	
	8.4.8 Pulse width measurement operation	
8.5	Special Use of TM0n	
	8.5.1 Rewriting CR0n1 register during TM0n operation	
	8.5.2 Setting LVS0n and LVR0n bits	350
8.6	Cautions	
СНАРТ	ER 9 8-BIT TIMER/EVENT COUNTER 5	359
9.1	Functions	
9.2	Configuration	
9.3	Registers	
9.4	Operation	
	9.4.1 Operation as interval timer	
	9.4.2 Operation as external event counter	
	9.4.3 Square-wave output operation	
	9.4.4 8-bit PWM output operation	
	9.4.5 Operation as interval timer (16 bits)	

	9.4.6 Operation as external event counter (16 bits)	
	9.4.7 Square-wave output operation (16-bit resolution)	ww.DataSh <u>eet</u> 4U.com
	9.4.8 Cautions	378
СНАРТЕ	ER 10 8-BIT TIMER H	379
10.1	Functions	379
10.2	Configuration	379
10.3	Registers	382
10.4	Operation	386
	10.4.1 Operation as interval timer/square wave output	
	10.4.2 PWM output mode operation	
	10.4.3 Carrier generator mode operation	
СНАРТЕ	ER 11 INTERVAL TIMER, WATCH TIMER	402
11.1	Interval Timer BRG	402
	11.1.1 Functions	402
	11.1.2 Configuration	402
	11.1.3 Registers	404
	11.1.4 Operation	406
11.2	Watch Timer	407
	11.2.1 Functions	407
	11.2.2 Configuration	407
	11.2.3 Registers	408
	11.2.4 Operation	410
11.3	Cautions	411
СНАРТЕ	ER 12 WATCHDOG TIMER FUNCTIONS	413
12.1	Watchdog Timer 1	413
	12.1.1 Functions	413
	12.1.2 Configuration	415
	12.1.3 Registers	
	12.1.4 Operation	417
12.2	Watchdog Timer 2	419
	12.2.1 Functions	419
	12.2.2 Configuration	420
	12.2.3 Registers	420
	12.2.4 Operation	422
СНАРТЕ	ER 13 REAL-TIME OUTPUT FUNCTION (RTO)	423
13.1	Function	423
13.2	Configuration	424
13.3	Registers	425
13.4	Operation	427
13.5	Usage	428
13.6	Cautions	428
13.7	Security Function	429

СНАРТИ	ER 14 A/D CONVERTER	
14.1	Overview	www.DataSheet4U.com
14.1	Functions	
14.2	Configuration	
14.4	Registers	
14.5	Operation	
1 110	14.5.1 Basic operation	
	14.5.2 Trigger modes	
	14.5.3 Operation modes	
	14.5.4 Power fail detection function	
	14.5.5 Setting method	
14.6	Cautions	
14.7	How to Read A/D Converter Characteristics Table	
СНАРТИ	ER 15 D/A CONVERTER	459
	Functions	
15.1 15.2		
	Configuration	
15.3 15.4	Registers Operation	
15.4	15.4.1 Operation in normal mode	
	15.4.2 Operation in real-time output mode15.4.3 Cautions	
	13.4.5 Caulions	
СНАРТИ	ER 16 ASYNCHRONOUS SERIAL INTERFACE (UART)	464
16.1	Selecting UART2 or CSI00 Mode	
16.2	Features	
16.3	Configuration	
16.4	Registers	
16.5	Interrupt Requests	
16.6	Operation	475
	16.6.1 Data format	475
	16.6.2 Transmit operation	476
	16.6.3 Continuous transmission operation	478
	16.6.4 Receive operation	482
	16.6.5 Reception error	483
	16.6.6 Parity types and corresponding operation	485
	16.6.7 Receive data noise filter	486
16.7	Dedicated Baud Rate Generator n (BRGn)	487
	16.7.1 Baud rate generator n (BRGn) configuration	487
	16.7.2 Serial clock generation	488
	16.7.3 Baud rate setting example	491
	16.7.4 Allowable baud rate range during reception	
	16.7.5 Transfer rate during continuous transmission	
16.8	Cautions	
		405

17.1	Features		
17.2	Configuration	www.DataSheet4U.com	
17.3	Registers		
17.4	Operation	508	
	17.4.1 Transmission/reception completion interrupt request signal (INTCSI0n)	508	
	17.4.2 Single transfer mode	510	
	17.4.3 Continuous transfer mode	513	
17.5	Output Pins	521	
CHAPTE	R 18 CLOCKED SERIAL INTERFACE A (CSIA) WITH AUTOMATIC	500	
	TRANSMIT/RECEIVE FUNCTION		
18.1	Functions	522	
18.2	Configuration		
18.3	Registers	525	
18.4	Operation	534	
	18.4.1 3-wire serial I/O mode		
	18.4.2 3-wire serial I/O mode with automatic transmit/receive function	538	
CHAPTE	R 19 I ² C BUS	554	
19.1	Features		
19.2	Configuration	557	
19.3	Registers	559	
19.4	Functions	573	
	19.4.1 Pin configuration	573	
19.5	I ² C Bus Definitions and Control Methods	574	
	19.5.1 Start condition	574	
	19.5.2 Addresses	575	
	19.5.3 Transfer direction specification	576	
	19.5.4 ACK	577	
	19.5.5 Stop condition	578	
	19.5.6 Wait state	579	
	19.5.7 Wait state cancellation method	581	
19.6	I ² C Interrupt Request Signals (INTIIC0)	582	
	19.6.1 Master device operation		
	19.6.2 Slave device operation (when receiving slave address data (address match))	586	
	19.6.3 Slave device operation (when receiving extension code)		
	19.6.4 Operation without communication	594	
	19.6.5 Arbitration loss operation (operation as slave after arbitration loss)		
	19.6.6 Operation when arbitration loss occurs (no communication after arbitration loss		
19.7	Interrupt Request Signal (INTIIC0) Generation Timing and Wait Control		
19.8	Address Match Detection Method		
19.9	Error Detection		
	Extension Code		
	Arbitration		
	Wakeup Function		
19.13	Communication Reservation		
	19.13.1 When communication reservation function is enabled (IICF0.IICRSV0 bit = 0)	609	

	19.13.2 When communication reservation function is disabled (IICF0.IICRSV0 bit = 1)	
19.14	Cautions	
19.15	Communication Operations	614
	19.15.1 Master operation in single master system	615
	19.15.2 Master operation in multimaster system	616
	19.15.3 Slave operation	619
19.16	Timing of Data Communication	622
CHAPTE	ER 20 DMA FUNCTION (DMA CONTROLLER)	629
20.1	Features	
20.2	Configuration	630
20.3	Registers	631
20.4	Transfer Targets	
20.5	Transfer Modes	638
20.6	Transfer Types	
20.7	DMA Channel Priorities	
20.8	Time Related to DMA Transfer	640
20.9	DMA Transfer Start Factors	641
20.10	DMA Abort Factors	642
20.11	End of DMA Transfer	642
20.12	Operation Timing	642
20.13	Cautions	647
		050
СНАРТЕ	ER 21 INTERRUPT/EXCEPTION PROCESSING FUNCTION	652
21.1	Overview	
	Overview	 652 652
21.1	Overview	
21.1	Overview	
21.1 21.2	Overview	
21.1 21.2	Overview 21.1.1 Features. Non-Maskable Interrupts 21.2.1 Operation 21.2.2 Restore	
21.1 21.2	Overview	
21.1 21.2	Overview	
21.1 21.2	Overview 21.1.1 Features. Non-Maskable Interrupts 21.2.1 Operation 21.2.2 Restore 21.2.3 NP flag Maskable Interrupts	
21.1 21.2	Overview 21.1.1 Features. Non-Maskable Interrupts 21.2.1 Operation 21.2.2 Restore 21.2.3 NP flag Maskable Interrupts	652 652 659 660 661 662 662 664
21.1 21.2	Overview 21.1.1 Features. Non-Maskable Interrupts 21.2.1 Operation 21.2.2 Restore 21.2.3 NP flag Maskable Interrupts 21.3.1 Operation 21.3.2 Restore 21.3.3 Priorities of maskable interrupts	652 652 659 660 661 662 662 662 664 665 669
21.1 21.2	Overview 21.1.1 Features. Non-Maskable Interrupts 21.2.1 Operation 21.2.2 Restore 21.2.3 NP flag Maskable Interrupts 21.3.1 Operation 21.3.2 Restore 21.3.3 Priorities of maskable interrupts. 21.3.4 Interrupt control register (xxICn)	652 652 659 660 661 662 662 664 665
21.1 21.2	Overview 21.1.1 Features. Non-Maskable Interrupts 21.2.1 Operation 21.2.2 Restore 21.2.3 NP flag Maskable Interrupts 21.3.1 Operation 21.3.2 Restore 21.3.3 Priorities of maskable interrupts. 21.3.4 Interrupt control register (xxlCn) 21.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3)	652 652 659 660 661 662 662 664 665 669 671 673
21.1 21.2	Overview 21.1.1 Features. Non-Maskable Interrupts 21.2.1 Operation 21.2.2 Restore 21.2.3 NP flag Maskable Interrupts 21.3.1 Operation 21.3.2 Restore 21.3.3 Priorities of maskable interrupts. 21.3.4 Interrupt control register (xxlCn) 21.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3) 21.3.6 In-service priority register (ISPR)	652 652 659 660 661 662 664 665 669 673 674
21.1 21.2	Overview 21.1.1 Features. Non-Maskable Interrupts 21.2.1 Operation. 21.2.2 Restore 21.2.3 NP flag. Maskable Interrupts 21.3.1 Operation. 21.3.2 Restore 21.3.3 Priorities of maskable interrupts. 21.3.4 Interrupt control register (xxlCn) 21.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3). 21.3.6 In-service priority register (ISPR) 21.3.7 ID flag	652 652 659 660 661 662 664 665 669 671 673 674 675
21.1 21.2 21.3	Overview 21.1.1 Features. Non-Maskable Interrupts 21.2.1 Operation 21.2.2 Restore 21.2.3 NP flag Maskable Interrupts 21.3.1 Operation 21.3.2 Restore 21.3.3 Priorities of maskable interrupts 21.3.4 Interrupt control register (xxlCn) 21.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3) 21.3.6 In-service priority register (ISPR) 21.3.7 ID flag 21.3.8 Watchdog timer mode register 1 (WDTM1)	652 652 659 660 661 662 664 665 669 671 673 674 675 676
21.1 21.2 21.3	Overview 21.1.1 Features Non-Maskable Interrupts 21.2.1 Operation 21.2.2 Restore 21.2.3 NP flag Maskable Interrupts 21.3.1 Operation 21.3.2 Restore 21.3.3 Priorities of maskable interrupts 21.3.4 Interrupt control register (xxlCn) 21.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3) 21.3.6 In-service priority register (ISPR) 21.3.8 Watchdog timer mode register 1 (WDTM1) External Interrupt Request Input Pins (NMI, INTP0 to INTP7)	652 652 659 660 661 662 664 665 669 671 673 674 675 676
21.1 21.2 21.3	Overview 21.1.1 Features. Non-Maskable Interrupts 21.2.1 Operation 21.2.2 Restore 21.2.3 NP flag Maskable Interrupts 21.3.1 Operation 21.3.2 Restore 21.3.3 Priorities of maskable interrupts. 21.3.4 Interrupt control register (xxlCn) 21.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3) 21.3.6 In-service priority register (ISPR) 21.3.7 ID flag 21.3.8 Watchdog timer mode register 1 (WDTM1) External Interrupt Request Input Pins (NMI, INTP0 to INTP7) 21.4.1 Noise elimination	652 652 659 660 661 662 664 665 669 671 673 674 675 676 678
21.1 21.2 21.3 21.4	Overview 21.1.1 Features. Non-Maskable Interrupts 21.2.1 Operation 21.2.2 Restore 21.2.3 NP flag. Maskable Interrupts 21.3.1 Operation 21.3.2 Restore 21.3.3 Priorities of maskable interrupts 21.3.4 Interrupt control register (xxICn) 21.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3) 21.3.6 In-service priority register (ISPR) 21.3.7 ID flag 21.3.8 Watchdog timer mode register 1 (WDTM1) External Interrupt Request Input Pins (NMI, INTP0 to INTP7) 21.4.1 Noise elimination 21.4.2 Edge detection	652 656 659 660 661 662 662 664 665 669 671 673 674 675 676 678 682
21.1 21.2 21.3 21.4	Overview 21.1.1 Features Non-Maskable Interrupts 21.2.1 Operation 21.2.2 Restore 21.2.3 NP flag Maskable Interrupts	652 652 659 660 661 662 662 664 665 669 671 673 674 675 676 678 682
21.1 21.2 21.3 21.4	Overview 21.1.1 Features Non-Maskable Interrupts 21.2.1 Operation 21.2.2 Restore 21.2.3 NP flag Maskable Interrupts	652 656 659 660 661 662 662 664 665 669 671 673 674 675 676 678 682 683

	21.6.1 Illegal op code	
	21.6.2 Debug trap	ww.DataSheet4U.com
21.7	Multiple Interrupt Servicing Control	
21.8	Interrupt Response Time	691
21.9	Periods in Which Interrupts Are Not Acknowledged by CPU	692
21.10	Cautions	692
CHAPT	ER 22 KEY INTERRUPT FUNCTION	693
22.1	Function	693
22.2	Register	
CHAPT	ER 23 STANDBY FUNCTION	695
23.1	Overview	695
23.2	Registers	698
23.3	HALT Mode	701
	23.3.1 Setting and operation status	701
	23.3.2 Releasing HALT mode	701
23.4	IDLE Mode	703
	23.4.1 Setting and operation status	703
	23.4.2 Releasing IDLE mode	704
23.5	STOP Mode	706
	23.5.1 Setting and operation status	706
	23.5.2 Releasing STOP mode	707
	23.5.3 Securing oscillation stabilization time when STOP mode is released	709
23.6	Subclock Operation Mode	710
	23.6.1 Setting and operation status	710
	23.6.2 Releasing subclock operation mode	710
23.7	Sub-IDLE Mode	712
	23.7.1 Setting and operation status	712
	23.7.2 Releasing sub-IDLE mode	713
CHAPT	ER 24 RESET FUNCTION	
24.1	Overview	
24.2	Configuration	
24.3	Operation	
CHAPT	ER 25 REGULATOR	720
25.1	Overview	720
25.2	Operation	720
CHAPT	ER 26 FLASH MEMORY	722
26.1	Features	
26.2	Memory Configuration	
26.3	Functional Outline	
26.4	Rewriting by Dedicated Flash Programmer	
	26.4.1 Programming environment	

	26.4.2	Communication mode	727
	26.4.3	Flash memory control	w DataSheet4U.com
	26.4.4		735
	26.4.5	Communication commands	736
	26.4.6	Pin connection	737
26.5	Rewri	ting by Self Programming	. 742
	26.5.1	Overview	742
	26.5.2	Features	743
	26.5.3	Standard self programming flow	744
	26.5.4	Flash functions	745
	26.5.5	Pin processing	745
	26.5.6	Internal resources used	746
СНАРТІ	ER 27	ON-CHIP DEBUG FUNCTION	. 747
27.1	ROM	Security Function	. 747
	27.1.1	Security ID	747
	27.1.2	Setting	748
27.2	Cautio	ons	. 749
СНАРТІ	ER 28	ELECTRICAL SPECIFICATIONS (TARGET)	. 750
CHAPTI	ER 29	PACKAGE DRAWINGS	. 797
APPENI	DIX A	INSTRUCTION SET LIST	. 799
A.1	Conve	entions	. 799
A.2	Instru	ction Set (in Alphabetical Order)	. 802
APPENI	DIX B	REGISTER INDEX	. 809

1.1 V850ES/Kx2 Product Lineup

	Product	Name	V850ES/KE2	V850E	S/KF2	V850E	V850ES/KG2		V850ES/KJ2	
Number o	of pins		64 pins	80 pins		100	pins	144 pins		
Internal memory Flash memory (KB) RAM		128	128	256	128	256	128	256		
		4	6	12	6	16	6	16		
Supply voltage		2.7 to 5.5 V								
Minimum instruction execution time		50 ns @20 MHz								
Clock X1 input		2 to 10 MHz	2 to 10 MHz							
	Subclo	ck	32.768 kHz							
Port	CMOS	input	8	8		8		16		
	CMOS	I/O	41 (4) ^{Note}	57 (6) ^{Note}		72 (8) ^{Note}		106 (12) ^{Note}	1	
	N-ch o	pen-drain I/O	2	2		4		6		
Timer	16-bit (TMP)	1 ch	1 ch		1 ch		1 ch		
	16-bit (TM0)	1 ch	2 ch		4 ch		6 ch		
	8-bit (T	M5)	2 ch	2 ch		2 ch		2 ch		
	8-bit (T	MH)	2 ch	2 ch		2 ch		2 ch		
	Interva	l timer	1 ch	1 ch		1 ch		1 ch		
	Watch		1 ch	1 ch		1 ch		1 ch		
	WDT1		1 ch	1 ch		1 ch		1 ch		
	WDT2		1 ch 1 ch			1 ch		1 ch		
RTO	RTO		6 bits \times 1 ch	6 bits × 1 ch		6 bits \times 1 ch		6 bits \times 2 ch		
Serial	CSI		2 ch	2 ch		2 ch	2 ch			
interface	Automatic transmit/ receive 3-wire CSI		-	1 ch		2 ch		2 ch		
	UART		2 ch	2 ch	2 ch			3 ch		
	I ² C		1 ch	1 ch		1 ch		2 ch		
External	Addres	s space	-	128 KB	128 KB			15 MB		
bus	Addres	s bus	-	16 bits	16 bits		22 bits		24 bits	
	Mode		-	Multiplex only		Multiplex/s	Multiplex/separate			
DMA con	troller		-	-	_	4 ch		4 ch		
10-bit A/E	D conver	ter	8 ch	8 ch	8 ch		8 ch		16 ch	
8-bit D/A	converte	er	-	_		2 ch		2 ch		
Interrupt	Externa	al	9	9	9		9		9	
	Interna	I	26	29		41		47		
Key retur	n input		8 ch	8 ch		8 ch		8 ch		
Reset	RESET	pin	Provided							
	WDT1		Provided							
	WDT2		Provided							
Regulato	r		None	Provided						
Standby 1	function		HALT/IDLE/STOP/su	ub-IDLE mode						
			t							

Note Figures in parentheses indicate the number of pins for which the N-ch open-drain output can be selected.

1.2 Features

www.DataSheet4U.com

- O Minimum instruction execution time: 50 ns (operation at main clock (fxx) = 20 MHz)
- O General-purpose registers: 32 bits \times 32 registers
- O CPU features: Signed multiplication ($16 \times 16 \rightarrow 32$): 1 to 2 clocks
 - (Instructions without creating register hazards can be continuously executed in parallel)
 - Saturated operations (overflow and underflow detection functions are included)
 - 32-bit shift instruction: 1 clock
 - Bit manipulation instructions
 - Load/store instructions with long/short format
- O Memory space: 64 MB of linear address space
 - Memory block division function: 2 MB, 2 MB (Total of 2 blocks)
 - Internal memory
 - μPD70F3732 (flash memory: 256 KB/RAM: 16 KB)
 - µPD70F3731 (flash memory: 128 KB/RAM: 6 KB)
 - External bus interface
 - Separate bus/multiplex bus output selectable
 - 8-/16-bit data bus sizing function
 - Wait function
 - Programmable wait function
 - External wait function
 - Idle state function
 - Bus hold function

Total: 84

O Interrupts and exceptions

Non-maskable interrupts:	3 sources
Maskable interrupts:	47 sources
Software exceptions:	32 sources
Exception trap:	1 source

- O I/O lines:
- O Key interrupt function
- O Timer function

16-bit timer/event counter P:	1 channel
16-bit timer/event counter 0:	4 channels
8-bit timer/event counter 5:	2 channels
8-bit timer H:	2 channels
8-bit interval timer BRG:	1 channel
Watch timer/interval timer:	1 channel

Watchdog timers

Watchdog timer 1 (also usable as oscillation stabilization timer): 1 channel Watchdog timer 2: 1 channel O Serial interface

Asynchronous serial interface (UART): 3-wire serial I/O (CSI0): 2 channels 3-wire serial I/O (with automatic transmit/receive function) (CSIA): 2 channels I²C bus interface (I²C):

3 channels^{www.DataSheet4U.com}

1 channel

- O A/D converter: 10-bit resolution × 8 channels O D/A converter: 8-bit resolution × 2 channels
- O DMA controller: 4 channels
- O Real-time output port: 6 bits × 1 channel
- O Standby functions: HALT/IDLE/STOP modes, subclock/sub-IDLE modes
- O Clock generator
- Main clock oscillation (fx)/subclock oscillation (fxT)
- CPU clock (fcpu) 7 steps (fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, fxt)
- Clock-through mode/PLL mode selectable

O Reset

- Reset by RESET pin
- Reset by overflow of watchdog timer 1 (WDTRES1)
- Reset by overflow of watchdog timer 2 (WDTRES2)
- O Package: 100-pin plastic LQFP (fine pitch) (14×14)

100-pin plastic QFP (14×20)

1.3 Applications

- O Home audio, car audio
- O AV equipment
- O PC peripheral devices (keyboards, etc.)
- O Household appliances
 - Outdoor units of air conditioners
 - Microwave ovens, rice cookers
- O Industrial devices
 - Pumps
 - Vending machines
 - FA

1.4 Ordering Information


Part Number	Package
μPD70F3731GC-8EA-A	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)
μPD70F3732GC-8EA-A	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)
μ PD70F3731GF-JBT-A	100-pin plastic QFP (14 $ imes$ 20)
μPD70F3732GF-JBT-A	100-pin plastic QFP (14 $ imes$ 20)

Remark Products with -A at the end of the part number are lead-free products.

www.DataSheet4U.com


1.5 Pin Configuration (Top View)

100-pin plastic LQFP (fine pitch) (14 × 14) μPD70F3731GC-8EA-A μPD70F3732GC-8EA-A



100-pin plastic QFP (14 × 20) μPD70F3731GF-JBT-A μPD70F3732GF-JBT-A

www.DataSheet4U.com



Pin identification


www.DataSheet4U.com

A0 to A21:	Address bus	PDL0 to PDL15:	Port DL
AD0 to AD15:	Address/data bus	RD:	Read strobe
ADTRG:	A/D trigger input	REGC:	Regulator control
ANI0 to ANI7:	Analog input	RESET:	Reset
ANO0, ANO1:	Analog output	RTP00 to RTP05:	Real-time output port
ASCK0:	Asynchronous serial clock	RXD0 to RXD2:	Receive data
ASTB:	Address strobe	SCK00, SCK01,	
AVREF0, AVREF1:	Analog reference voltage	SCKA0, SCKA1:	Serial clock
AVss:	Ground for analog	SCL0:	Serial clock
BVDD:	Power supply for bus interface	SDA0:	Serial data
BVss:	Ground for bus interface	SI00, SI01,	
CLKOUT:	Clock output	SIA0, SIA1:	Serial input
CS0, CS1:	Chip select	SO00, SO01,	
EVDD:	Power supply for port	SOA0, SOA1:	Serial output
EVss:	Ground for port	TI000, TI001,	
FLMD0, FLMD1	Flash programming mode	TI010, TI011,	
HLDAK:	Hold acknowledge	TI020, TI021,	
HLDRQ:	Hold request	TI030, TI031,	
INTP0 to INTP7:	External interrupt input	TI50, TI51,	
KR0 to KR7:	Key return	TIP00, TIP01:	Timer input
NMI:	Non-maskable interrupt request	TO00 to TO03,	
P00 to P06:	Port 0	TO50, TO51,	
P10, P11:	Port 1	TOH0, TOH1,	
P30 to P39:	Port 3	TOP00, TOP01:	Timer output
P40 to P42:	Port 4	TXD0 to TXD2:	Transmit data
P50 to P55:	Port 5	VDD:	Power supply
P70 to P77:	Port 7	Vss:	Ground
P90 to P915:	Port 9	WAIT:	Wait
PCM0 to PCM3:	Port CM	WR0:	Lower byte write strobe
PCS0, PCS1:	Port CS	WR1:	Upper byte write strobe
PCT0, PCT1		X1, X2:	Crystal for main clock
PCT4, PCT6:	Port CT	XT1, XT2:	Crystal for subclock
PDH0 to PDH5:	Port DH		

1.6 Function Block Configuration

www.DataSheet4U.com

(1) Internal block diagram



(2) Internal units

(a) CPU

The CPU uses five-stage pipeline control to enable single-clock execution of address calculations, arithmetic logic operations, data transfers, and almost all other types of instruction processing. Other dedicated on-chip hardware, such as a multiplier (16 bits \times 16 bits \rightarrow 32 bits) and a barrel shifter (32 bits) help accelerate complex processing.

(b) Bus control unit (BCU)

The BCU starts a required external bus cycle based on the physical address obtained by the CPU. When an instruction is fetched from external memory area and the CPU does not send a bus cycle start request, the BCU generates a prefetch address and prefetches the instruction code. The prefetched instruction code is stored in an internal instruction queue.

(c) ROM

This consists of a 256 KB or 128 KB flash memory mapped to the address spaces from 0000000H to 003FFFFH or 0000000H to 001FFFFH, respectively.

ROM can be accessed by the CPU in one clock cycle during instruction fetch.

(d) RAM

This consists of a 16 KB or 6 KB RAM mapped to the address spaces from 3FFB000H to 3FFEFFFH or 3FFD800H to 3FFEFFFH.

RAM can be accessed by the CPU in one clock cycle during data access.

(e) Interrupt controller (INTC)

This controller handles hardware interrupt requests (NMI, INTP0 to INTP7) from on-chip peripheral hardware and external hardware. Eight levels of interrupt priorities can be specified for these interrupt requests, and multiplexed servicing control can be performed.

(f) Clock generator (CG)

A main clock oscillator and subclock oscillator are provided and generate the main clock oscillation frequency (fx) and subclock frequency (fxT), respectively.

There are two modes: In the clock-through mode, fx is used as the main clock frequency (fxx) as is. In the PLL mode, fx is used multiplied by 4.

The CPU clock frequency (fCPU) can be selected from among fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, and fxt.

(g) Timer/counter

Four 16-bit timer/event counter 0 channels, one 16-bit timer/event counter P channel, and two 8-bit timer/event counter 5 channels are incorporated, enabling measurement of pulse intervals and frequency as well as programmable pulse output.

Two 8-bit timer/event counter 5 channels can be connected in cascade to configure a 16-bit timer.

Two 8-bit timer H channels enabling programmable pulse output are provided on chip.

(h) Watch timer

This timer counts the reference time (0.5 seconds) for counting the clock from the subclock (32.768 kHz) or fBRG (32.768 kHz) from the clock generator. At the same time, the watch timer can be used as an interval timer.

(i) Watchdog timer

Two watchdog timer channels are provided on chip to detect program loops and system abnormalities. Watchdog timer 1 can be used as an interval timer. When used as a watchdog timer, it generates a non-maskable interrupt request signal (INTWDT1) or system reset signal (WDTRES1) after an overflow occurs. When used as an interval timer, it generates a maskable interrupt request signal (INTWDT1) after an overflow occurs.

Watchdog timer 2 operates by default following reset release.

It generates a non-maskable interrupt request signal (INTWDT2) or system reset signal (WDTRES2) after an overflow occurs.

(j) Serial interface (SIO)

The V850ES/KG2 includes four kinds of serial interfaces: an asynchronous serial interface (UARTn), a clocked serial interface (CSI0m), a clocked serial interface with an automatic transmit/receive function (CSIAm), and an I²C bus interface (I²C0), and can simultaneously use up to seven channels.

For UARTn, data is transferred via the TXDn and RXDn pins.

For CSI0m, data is transferred via the SO0m, SI0m, and SCK0m pins.

For CSIAm, data is transferred via the SOAm, SIAm, and SCKAm pins.

For I²C0, data is transferred via the SDA0 and SCL0 pins.

Remark n = 0 to 2 m = 0, 1

(k) A/D converter

This high-speed, high-resolution 10-bit A/D converter includes 8 analog input pins. Conversion is performed using the successive approximation method.

(I) D/A converter

Two 8-bit resolution D/A converter channels are included on chip. The D/A converter uses the R-2R ladder method.

(m) DMA controller

A 4-channel DMA controller is provided on chip. This controller transfers data between the internal RAM, on-chip peripheral I/O devices, and external memory in response to interrupt requests sent by on-chip peripheral I/O.

(n) Key interrupt function

A key interrupt request signal (INTKR) can be generated by inputting a falling edge to the eight key input pins.

(o) Real-time output function

This function transfers 6-bit data set beforehand to output latches upon occurrence of a timer compare register match signal.

A 1-channel 6-bit data real-time output function is provided on chip.

(p) Ports

As shown below, the following ports have general-purpose port functions and control pin functions.

Port	I/O	Alternate Function
P0	7-bit I/O	NMI, external interrupt, timer output
P1	2-bit I/O	D/A converter analog output
P3	10-bit I/O	Serial interface, timer I/O, external interrupt, A/D converter trigger
P4	3-bit I/O	Serial interface
P5	6-bit I/O	Serial interface, timer I/O, key interrupt function, real-time output function
P7	8-bit input	A/D converter analog input
P9	16-bit I/O	External address bus, serial interface, timer I/O, external interrupt, key interrupt function
РСМ	4-bit I/O	External bus control signal
PCS	2-bit I/O	Chip select output
PCT	4-bit I/O	External bus control signal
PDH	6-bit I/O	External address bus
PDL	16-bit I/O	External address/data bus

1.7 Overview of Functions

www.DataSheet4U.com

Part Number		μPD70F3732	μPD70F3731					
Internal memory	ROM	256 KB (single-power flash memory)	128 KB (single-power flash memory)					
High-speed RAM		16 KB	6 KB					
Buffer RAI	M	64 by	rtes					
Memory	Logical space	64 N	ИВ					
space	External memory area	3 M	В					
External b	us interface	Address bu						
		Data bus: //Multiplex bus mode						
General-p	urpose registers	32 bits × 32						
Main clock	< Comparison of the second sec	Ceramic/crystal/external clock						
(oscillation	n frequency)	When PLL not used: 2 to 10 MHz (2.7 to 5.5 V)						
		When REGC pin connected directly to VDD: 2 to 5 MH	z (4.5 to 5.5 V), 2 MHz (2.7 to 5.5 V)					
		PLL used 10 µF capacitor connected to REGC pin: 2 MH	z (4.0 to 5.5 V)					
Subclock (oscillation	n frequency)	Crystal/exte (32.768						
Minimum i execution		50 ns (When main clock operated at (fxx) = 20 MHz)						
DSP funct	ion	32 × 32 = 64: 200 to 250 ns (at 20 MHz) 32 × 32 + 32 = 32: 300 ns (at 20 MHz) 16 × 16 = 32: 50 to 100 ns (at 20 MHz) 16 × 16 + 32 = 32: 150 ns (at 20 MHz)						
I/O ports		 84 Input: 8 I/O: 76 (among these, N-ch open-drain output selectable: 8, fixed to N-ch open-drain output: 4) 						
Timer		16-bit timer/event counter P: 1 channel 16-bit timer/event counter 0: 4 channels 8-bit timer/event counter 5: 2 channels (16-bit timer/event counter: usable as 1 channel) 8-bit timer H: 2 channels Watchdog timer: 2 channels Watch timer: 1 channel 8-bit interval timer: 1 channel						
Real-time	output port	4 bits \times 1, 2 bits \times 1, or 6 bits \times 1						
A/D conve	erter	10-bit resolution × 8 channels						
D/A conve	erter	8-bit resolution	× 2 channels					
Serial interface		CSI: 1 channel CSI/UART: 1 channel CSIA (with automatic transmit/receive function): 2 channels UART: 2 channels I ² C bus: 1 channel Dedicated baud rate generator: 3 channels						
Interrupt s	ources	External: 9 (9) ^{Note} , internal: 41						
Power sav	ve function	STOP/IDLE/HALT	/sub-IDLE mode					
Operating	supply voltage	4.5 to 5.5 V (at 20 MHz)/	2.7 to 5.5 V (at 10 MHz)					
Package		100-pin plastic LQFP (fii 100-pin plastic QF						

Note The figure in parentheses indicates the number of external interrupts that can release STOP mode.

CHAPTER 2 PIN FUNCTIONS

The names and functions of the pins of the V850ES/KG2 are described below, divided into port pins and non-port pins.

The pin I/O buffer power supplies are divided into three systems; AVREF0/AVREF1, BVDD, and EVDD. The relationship between these power supplies and the pins is shown below.

Power Supply	Corresponding Pins
AV _{REF0}	Port 7
AV _{REF1}	Port 1
BVDD	Ports CM, CS, CT, DH, DL
EVDD	RESET, ports 0, 3 to 5, 9

Table 2-1. Pin I/O Buffer Power Supplies

2.1 List of Pin Functions

(1) Port pins

Pin Name	Pin	No.	I/O	Pull-up	Function	(1/3 Alternate Function
	GC	GF		Resistor		
P00	6	8	I/O	Yes	Port 0	ТОН0
P01	7	9			I/O port	TOH1
P02	17	19			Input/output can be specified in 1-bit units.	NMI
P03	18	20				INTP0
P04	19	21				INTP1
P05	20	22				INTP2
P06	21	23				INTP3
P10	3	5	I/O	Yes	Port 1	ANO0
P11	4	6			I/O port Input/output can be specified in 1-bit units.	ANO1
P30	25	27	I/O	Yes	Port 3	TXD0/TO02
P31	26	28			I/O port	RXD0/INTP7/TO03
P32	27	29			Input/output can be specified in 1-bit units. P36 to P39 are fixed to N-ch open-drain	ASCK0/ADTRG/TO01
P33	28	30			output.	TI000/TO00/TIP00/TOP00
P34	29	31				TI001/TO00/TIP01/TOP01
P35	30	32				TI010/TO01
P36	31	33		No		-
P37	32	34				-
P38	35	37				SDA0
P39	36	38				SCL0

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14)

GF: 100-pin plastic QFP (14×20)

Pin Name	Pin	No.	I/O	Pull-up	Function	Alternate Function
	GC	GF	1	Resistor		
P40	22	24	I/O	Yes	Port 4	SI00/RXD2
P41	23	25	_		I/O port	SO00/TXD2
P42	24	26			Input/output can be specified in 1-bit units. P41 and P42 can be specified as N-ch open- drain output in 1-bit units.	SCK00
P50	37	39	I/O	Yes	Port 5	TI011/RTP00/KR0
P51	38	40			I/O port	TI50/RTP01/KR1
P52	39	41			Input/output can be specified in 1-bit units. P54 and P55 can be specified as N-ch open-	TO50/RTP02/KR2
P53	40	42			drain output in 1-bit units.	SIA0/RTP03/KR3
P54	41	43				SOA0/RTP04/KR4
P55	42	44				SCKA0/RTP05/KR5
P70	100	2	Input	No	Port 7	ANIO
P71	99	1			Input port	ANI1
P72	98	100				ANI2
P73	97	99				ANI3
P74	96	98				ANI4
P75	95	97				ANI5
P76	94	96				ANI6
P77	93	95				ANI7
P90	43	45	I/O	Yes	Port 9	A0/TXD1/KR6
P91	44	46			I/O port Input/output can be specified in 1-bit units.	A1/RXD1/KR7
P92	45	47			P98, P99, P911, and P912 can be specified	A2/TI020/TO02
P93	46	48			as N-ch open-drain output in 1-bit units.	A3/TI021
P94	47	49				A4/TI030/TO03
P95	48	50				A5/TI031
P96	49	51				A6/TI51/TO51
P97	50	52				A7/SI01
P98	51	53				A8/SO01
P99	52	54				A9/SCK01
P910	53	55	1			A10/SIA1
P911	54	56	1			A11/SOA1
P912	55	57	1			A12/SCKA1
P913	56	58	1			A13/INTP4
P914	57	59	1			A14/INTP5
P915	58	60	1			A15/INTP6

RemarkGC: 100-pin plastic LQFP (fine pitch) (14×14) GF: 100-pin plastic QFP (14×20)

Pin Name	Pin	No.	I/O	Pull-up	Function	Alternate Function
	GC	GF		Resistor		
PCM0	61	63	I/O	Yes	Port CM	WAIT
PCM1	62	64			I/O port	CLKOUT
PCM2	63	65			Input/output can be specified in 1-bit units.	HLDAK
PCM3	64	66				HLDRQ
PCS0	59	61	I/O	Yes	Port CS	CS0
PCS1	60	62			I/O port Input/output can be specified in 1-bit units.	CS1
PCT0	65	67	I/O	Yes	Port CT	WR0
PCT1	66	68			I/O port Input/output can be specified in 1-bit units.	WR1
PCT4	67	69			inputouput can be specified in 1-bit units.	RD
PCT6	68	70				ASTB
PDH0	87	89	I/O	Yes	Port DH	A16
PDH1	88	90]		I/O port	A17
PDH2	89	91			Input/output can be specified in 1-bit units.	A18
PDH3	90	92				A19
PDH4	91	93				A20
PDH5	92	94	1			A21
PDL0	71	73	I/O	Yes	Port DL	AD0
PDL1	72	74	1		I/O port	AD1
PDL2	73	75			Input/output can be specified in 1-bit units.	AD2
PDL3	74	76	1			AD3
PDL4	75	77	1			AD4
PDL5	76	78	1			AD5/FLMD1
PDL6	77	79	1			AD6
PDL7	78	80	1			AD7
PDL8	79	81	1			AD8
PDL9	80	82	1			AD9
PDL10	81	83	1			AD10
PDL11	82	84	-			AD11
PDL12	83	85	-			AD12
PDL13	84	86	-			AD13
PDL14	85	87	-			AD13
PDL14 PDL15	86	88	-			AD14 AD15

GF: 100-pin plastic QFP (14 \times 20)

(3/3)

(2) Non-port pins

Pin Name	Pin	No.	I/O	Pull-up	Function	Alternate Function	
	GC	GF		Resistor			
A0	43	45	Output	Yes	Address bus for external memory	P90/TXD1/KR6	
A1	44	46			(when using a separate bus)	P91/RXD1/KR7	
A2	45	47				P92/TI020/TO02	
A3	46	48				P93/TI021	
A4	47	49				P94/TI030/TO03	
A5	48	50				P95/TI031	
A6	49	51				P96/TI51/TO51	
A7	50	52				P97/SI01	
A8	51	53				P98/SO01	
A9	52	54				P99/SCK01	
A10	53	55				P910/SIA1	
A11	54	56				P911/SOA1	
A12	55	57				P912/SCKA1	
A13	56	58				P913/INTP4	
A14	57	59				P914/INTP5	
A15	58	60				P915/INTP6	
A16	87	89	Output	Yes	Address bus for external memory	PDH0	
A17	88	90				PDH1	
A18	89	91				PDH2	
A19	90	92				PDH3	
A20	91	93				PDH4	
A21	92	94				PDH5	
AD0	71	73	I/O	Yes	Address/data bus for external memory	PDL0	
AD1	72	74				PDL1	
AD2	73	75	1	1			PDL2
AD3	74	76				PDL3	
AD4	75	77				PDL4	
AD5	76	78				PDL5/FLMD1	
AD6	77	79				PDL6	
AD7	78	80]			PDL7	
AD8	79	81]			PDL8	
AD9	80	82				PDL9	
AD10	81	83				PDL10	
AD11	82	84]			PDL11	
AD12	83	85]			PDL12	
AD13	84	86	1			PDL13	
AD14	85	87]			PDL14	
AD15	86	88]			PDL15	

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14)

GF: 100-pin plastic QFP (14×20)

			(2/5)
I/O	Pull-up Resistor	Function	Alternate Function
Input	Yes	A/D converter external trigger input	P32/ASCK0/TO01
· ·			
Input	No	Analog voltage input for A/D converter	P70
_			P71
			P72
			P73
			P74
			P75
			P76
			P77
Output	Yes	Analog voltage output for D/A converter	P10
			P11
Input	Yes	UART0 serial clock input	P32/ADTRG/TO01
Output	Yes	Address strobe signal output for external memory	PCT6
-	_	Reference voltage for A/D converter and positive power supply for alternate-function ports	-
-	_	Reference voltage for D/A converter and positive power supply for alternate-function ports	_
-	-	Ground potential for A/D and D/A converters and alternate-function ports	-
-	-	Positive power supply for bus interface and alternate-function ports	-
-	-	Ground potential for bus interface and alternate-function ports	-

CLKOUT	62	64	Output	Yes	Internal system clock output	PCM1
CS0	59	61	Output	Yes	Chip select output	PCS0
CS1	60	62				PCS1
EVDD	34	36	-	-	Positive power supply for external	_
EVss	33	35	-	-	Ground potential for external	-
FLMD0	8	10	Input	No	Flash programming mode setting pin	-
FLMD1	76	78		Yes		PDL5/AD5
HLDAK	63	65	Output	Yes	Bus hold acknowledge output	PCM2
HLDRQ	64	66	Input	Yes	Bus hold request input	PCM3

GF: 100-pin plastic QFP (14×20)

Pin Name

ADTRG

ANI0

ANI1

ANI2

ANI3

ANI4

ANI5

ANI6

ANI7

ANO0

ANO1

ASCK0

ASTB

AV_{REF0}

 AV_{REF1}

AVss

BVDD

BVss

Pin No.

GF

29

2

1

100

99

98 97

96

95

5

6

29

70

3

7

4

72

73

GC

27

100 99

98

97

96

95

94

93

3

4

27

68

1

5

2

70

69

(2/5)

(3/5)	
w.Dai	aSheet4U.com

Pin Name	Pin No.		I/O	Pull-up	Function	Alternate Function	
	GC	GF		Resistor			
INTP0	18	20	Input	Yes	External interrupt request input	P03	
INTP1	19	21			(maskable, analog noise elimination)	P04	
INTP2	20	22				P05	
INTP3	21	23			External interrupt request input (maskable, digital + analog noise elimination)	P06	
INTP4	56	58			External interrupt request input	P913/A13	
INTP5	57	59			(maskable, analog noise elimination)	P914/A14	
INTP6	58	60				P915/A15	
INTP7	26	28				P31/RXD0/TO03	
KR0	37	39	Input	Yes	Key return input	P50/TI011/RTP00	
KR1	38	40				P51/TI50/RTP01	
KR2	39	41				P52/TO50/RTP02	
KR3	40	42				P53/SIA0/RTP03	
KR4	41	43				P54/SOA0/RTP04	
KR5	42	44				P55/SCKA0/RTP05	
KR6	43	45				P90/A0/TXD1	
KR7	44	46				P91/A1/RXD1	
NMI	17	19	Input	Yes	External interrupt input (non-maskable, analog noise elimination)	P02	
RD	67	69	Output	Yes	Read strobe signal output for external memory	PCT4	
REGC	10	12	-	_	Connecting capacitor for regulator output stabilization	-	
RESET	14	16	Input	-	System reset input	_	
RTP00	37	39	Output	-	Yes	Real-time output port	P50/TI011/KR0
RTP01	38	40				P51/TI50/KR1	
RTP02	39	41				P52/TO50/KR2	
RTP03	40	42	-			P53/SIA0/KR3	
RTP04	41	43		1			P54/SOA0/KR4
RTP05	42	44				P55/SCKA0/KR5	
RXD0	26	28	Input	Yes	Serial receive data input for UART0	P31/INTP7/TO03	
RXD1	44	46			Serial receive data input for UART1	P91/A1/KR7	
RXD2	22	25			Serial receive data input for UART2	P40/SI00	
SCK00	24	26	I/O	Yes	Serial clock I/O for CSI00, CSI01, CSIA0, CSIA1	P42	
SCK01	52	54		CS		P99/A9	
SCKA0	42	44			N-ch open-drain output can be specified in 1-	P55/RTP05/KR5	
SCKA1	55	57		bit u	bit units.	P912/A12	

GF: 100-pin plastic QFP (14×20)

Pin Name	Pin No.		I/O	Pull-up	Function	Alternate Function			
	GC	GF		Resistor					
SCL0	36	38	I/O	No	Serial clock I/O for I ² C0 Fixed to N-ch open-drain output	P39			
SDA0	35	37	I/O	No	Serial transmit/receive data I/O for I ² C0 Fixed to N-ch open-drain output	P38			
SI00	22	24	Input	Yes	Serial receive data input for CSI00	P40/RXD2			
SI01	50	52			Serial receive data input for CSI01	P97/A7			
SIA0	40	42]		Serial receive data input for CSIA0	P53/RTP03/KR3			
SIA1	53	55			Serial receive data input for CSIA1	P910/A10			
SO00	23	25	Output	Yes	Serial transmit data output for CSI00, CSI01,	P41/TXD2			
SO01	51	53			CSIA0, CSIA1 N-ch open-drain output can be specified in 1- bit units.	P98/A8			
SOA0	41	43	-			P54/RTP04/KR4			
SOA1	54	56				P911/A11			
TI000	28	30	Input	Input	Yes	Capture trigger input/external event input for TM00	P33/TO00/TIP00/TOP00		
TI001	29	31			Capture trigger input for TM00	P34/TO00/TIP01/TOP01			
TI010	30	32			Capture trigger input/external event input for TM01	P35/TO01			
TI011	37	39			Capture trigger input for TM01	P50/RTP00/KR0			
TI020	45	47			Capture trigger input/external event input for TM02	P92/A2/TO02			
TI021	46	48			Capture trigger input for TM02	P93/A3			
TI030	47	49		l]		Capture trigger input/external event input for TM03	P94/A4/TO03
TI031	48	50			Capture trigger input for TM03	P95/A5			
TI50	38	40			External event input for TM50	P51/RTP01/KR1			
TI51	49	51			External event input for TM51	P96/A6/TO51			
TIP00	28	30			Capture trigger input/external event input for TMP0	P33/TI000/TO00/TOP00			
TIP01	29	31			Capture trigger input for TMP0	P34/TI001/TO00/TOP01			

GF: 100-pin plastic QFP (14 × 20)

(4/5)

Pin Name	Pin No.		I/O	Pull-up	Function	Alternate Function
	GC	GF		Resistor		
ТО00	28	30	Output	Yes	Timer output for TM00	P33/TI000/TIP00/TOP00
	29	31				P34/TI001/TIP01/TOP01
TO01	27	29			Timer output for TM01	P32/ASCK0/ADTRG
	30	32				P35/TI010
TO02	25	27			Timer output for TM02	P30/TXD0
	45	47				P92/A2/TI020
TO03	26	28			Timer output for TM03	P31/RXD0/INTP7
	47	49				P94/A4/TI030
TO50	39	41			Timer output for TM50	P52/RTP02/KR2
TO51	49	51			Timer output for TM51	P96/A6/TI51
TOH0	6	8			Timer output for TMH0	P00
TOH1	7	9			Timer output for TMH1	P01
TOP00	28	30			Timer output for TMP0	P33/TI000/TO00/TIP00
TOP01	29	31				P34/TI001/TO00/TIP01
TXD0	25	27	Output	Yes	Serial transmit data output for UART0	P30/TO02
TXD1	43	45			Serial transmit data output for UART1	P90/A0/KR6
TXD2	23	25			Serial transmit data output for UART2	P41/SO00
VDD	9	11	-	-	Positive power supply pin for internal	-
Vss	11	13	-	_	Ground potential for internal	-
WAIT	61	63	Input	Yes	External wait input	PCM0
WR0	65	67	Output	Yes	Write strobe for external memory (lower 8 bits)	PCT0
WR1	66	68			Write strobe for external memory (higher 8 bits)	PCT1
X1	12	14	Input	No	Connecting resonator for main clock	-
X2	13	15	-	No		-
XT1	15	17	Input	No	Connecting resonator for subclock	-
XT2	16	18	_	No]	-

GF: 100-pin plastic QFP (14×20)

<u>(5/5)</u> w.Dat<mark>a</mark>Sheet4U.com

2.2 Pin Status

The address bus becomes undefined during accesses to the internal RAM and ROM. The data bus goes into the high-impedance state without data output. The external bus control signal becomes inactive.

During peripheral I/O access, the address bus outputs the addresses of the on-chip peripheral I/Os that are accessed. The data bus goes into the high-impedance state without data output. The external bus control signal becomes inactive.

Operating Status Pin	Reset ^{Note 1}	HALT Mode	IDLE Mode/ STOP Mode	Idle State ^{Note 2}	Bus Hold
AD0 to AD15 (PDL0 to PDL15)	Hi-Z	Note 3	Hi-Z	Held	Hi-Z
A0 to A15 (P90 to P915)	Hi-Z	Undefined ^{Note 4}	Hi-Z	Held	Hi-Z
A16 to A21 (PDH0 to PDH5)	Hi-Z	Undefined	Hi-Z	Held	Hi-Z
WAIT (PCM0)	Hi-Z	-	_	-	-
CLKOUT (PCM1)	Hi-Z	Operating	L	Operating	Operating
CS0, CS1 (PCS0, PCS1)	Hi-Z	н	н	Held	Hi-Z
WR0, WR1 (PCT0, PCT1)	Hi-Z	н	н	Н	Hi-Z
RD (PCT4)	Hi-Z	н	н	Н	Hi-Z
ASTB (PCT6)	Hi-Z	н	н	н	Hi-Z
HLDAK (PCM2)	Hi-Z	Operating	Н	Н	L
HLDRQ (PCM3)	Hi-Z	Operating	_	_	Operating

Notes 1. Since the bus control pin is also used as a port pin, it is initialized to the port mode (input) after reset.

- 2. The pin statuses in the idle state inserted after the T3 state in the multiplex bus mode and after the T2 state in the separate bus mode are listed.
- In separate bus mode: Hi-Z
 In multiplex bus mode: Undefined
- 4. Only in separate bus mode

Remark Hi-Z: High impedance

- H: High-level output
- L: Low-level output
- -: Input without sampling (input acknowledgment not possible)

2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

www.DataSheet4U.com

Pin	Alternate Function	Pin	No.	I/O Circuit	Recommended Connection
		GC	GF	Туре	
P00	ТОН0	6	8	5-A	Input: Independently connect to EVDD or
P01	TOH1	7	9		EVss via a resistor.
P02	NMI	17	19	5-W	Output: Leave open.
P03 to P06	INTP0 to INTP3	18 to 21	20 to 23		
P10	ANOO	3	5	12-B	Input: Independently connect to AVREF1 or
P11	ANO1	4	6		AVss via a resistor. Output: Leave open.
P30	TXD0/TO02	25	27	5-A	Input: Independently connect to EVDD or
P31	RXD0/INTP7/TO03	26	28	5-W	EVss via a resistor.
P32	ASCK0/ADTRG/TO01	27	29		Output: Leave open.
P33	TI000/TO00/TIP00/TOP00	28	30		
P34	TI001/TO00/TIP01/TOP01	29	31		
P35	TI010/TO01	30	32		
P36, P37	-	31, 32	33, 34	13-AB	
P38	SDA0	35	37	13-AD	
P39	SCL0	36	38		
P40	SI00/RXD2	22	24	5-W	
P41	SO00/TXD2	23	25	10-E	
P42	SCK00	24	26	10-F	
P50	TI011/RTP00/KR0	37	39	8-A	
P51	TI50/RTP01/KR1	38	40		
P52	TO50/RTP02/KR2	39	41		
P53	SIA0/RTP03/KR3	40	42		
P54	SOA0/RTP04/KR4	41	43	10-A	
P55	SCKA0/RTP05/KR5	42	44		
P70 to P77	ANI0 to ANI7	100 to 93	2, 1, 100 to 95	9-C	Connect to AVREFO or AVSS.
P90	A0/TXD1/KR6	43	45	8-A	Input: Independently connect to EVDD or
P91	A1/RXD1/KR7	44	46	1	EVss via a resistor.
P92	A2/TI020/TO02	45	47	1	Output: Leave open.
P93	A3/TI021	46	48	5-W	
P94	A4/TI030/TO03	47	49	8-A	
P95	A5/TI031	48	50	5-W	
P96	A6/TI51/TO51	49	51	8-A	
P97	A7/SI01	50	52	5-W	
P98	A8/SO01	51	53	10-E	

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14)

GF: 100-pin plastic QFP (14×20)

Pin	Alternate Function	Pin No.		I/O Circuit	Recommended Connection	
		GC	GF	Туре		
P99	A9/SCK01	52	54	10-F	Input: Independently connect to EVDD or	
P910	A10/SIA1	53	55	5-W	EVss via a resistor.	
P911	A11/SOA1	54	56	10-E	Output: Leave open.	
P912	A12/SCKA1	55	57	10-F		
P913 to P915	A13/INTP4 to A15/INTP6	56 to 58	58 to 60	5-W		
PCM0	WAIT	61	63	5-A	Input: Independently connect to BVDD or	
PCM1	CLKOUT	62	64		BVss via a resistor.	
PCM2	HLDAK	63	65		Output: Leave open.	
PCM3	HLDRQ	64	66			
PCS0, PCS1	CS0, CS1	59, 60	61, 62	5-A		
PCT0	WR0	65	67	5-A		
PCT1	WR1	66	68]		
PCT4	RD	67	69			
PCT6	ASTB	68	70			
PDL0 to PDL4	AD0 to AD4	71 to 75	73 to 77	5-A		
PDL5	AD5/FLMD1	76	78			
PDL6 to PDL15	AD6 to AD15	77 to 86	79 to 88			
PDH0 to PDH5	A16 to A21	87 to 92	89 to 94	5-A		
AV _{REF0}	_	1	3	_	Directly connect to VDD.	
AV _{REF1}	_	5	7	-	Directly connect to VDD.	
AVss	_	2	4	-	_	
BVdd	_	70	72	-	_	
BVss	-	69	71	-	_	
EVDD	_	34	36	-	_	
EVss	_	33	35	_	_	
RESET	_	14	16	2	_	
FLMD0	-	8	10	-	Directly connect to EVss or Vss or pull down with a 10 k Ω resistor.	
Vdd	_	9	11	_	_	
Vss	_	11	13	-	_	
X1	_	12	14	-	_	
X2	_	13	15	_	_	
XT1	_	15	17	16	Directly connect to Vss ^{Note} .	
XT2	_	16	18	16	Leave open.	


Note Be sure to set the PSMR.XTSTP bit to 1 when this pin is not used.


Remark GC: 100-pin plastic LQFP (fine pitch) (14×14)

GF: 100-pin plastic QFP (14 \times 20)

2.4 Pin I/O Circuits

vyyyy.DataSheet4U.com





Remark Read VDD as EVDD or BVDD. Also, read Vss as EVss or BVss.

www.DataSheet4U.com

CHAPTER 3 CPU FUNCTIONS

The CPU of the V850ES/KG2 is based on the RISC architecture and executes most instructions in one clock cycle by using 5-stage pipeline control.

3.1 Features

- Number of instructions: 83
 Minimum instruction execution time: 50.0 ns (@ 20 MHz operation: 4.5 to 5.5 V, REGC = VDD) 62.5 ns (@ 16 MHz operation: 4.0 to 5.5 V, REGC = 10 μF) 100 ns (@ 10 MHz operation: 2.7 to 5.5 V, REGC = VDD)
 Memory space Program (physical address) space: 64 MB linear Data (logical address) space: 4 GB linear
 Memory block division function: 2 MB, 2 MB, 4 MB, 8 MB/Total of 4 blocks
 General-purpose registers: 32 bits × 32
- O Internal 32-bit architecture
- O 5-stage pipeline control
- O Multiply/divide instructions
- O Saturated operation instructions
- O 32-bit shift instruction: 1 clock
- O Load/store instruction with long/short format
- O Four types of bit manipulation instructions
 - SET1
 - CLR1
 - NOT1
 - TST1

3.2 CPU Register Set

www.DataSheet4U.com

The CPU registers of the V850ES/KG2 can be classified into two categories: a general-purpose program register set and a dedicated system register set. All the registers have 32-bit width.

For details, refer to the V850ES Architecture User's Manual.

(1) Program register set	(2) System register set
31	0 31
r0 (Zero register)	EIPC (Interrupt status saving register)
r1 (Assembler-reserved register)	EIPSW (Interrupt status saving register)
r2	
r3 (Stack pointer (SP))	FEPC (NMI status saving register)
r4 (Global pointer (GP))	FEPSW (NMI status saving register)
r5 (Text pointer (TP))	
r6	ECR (Interrupt source register)
r7	
r8	PSW (Program status word)
r9	
r10	CTPC (CALLT execution status saving register)
r11	CTPSW (CALLT execution status saving register)
r12	
r13	
r14	DBPC (Exception/debug trap status saving registe
r15	DBPSW (Exception/debug trap status saving registe
r16	
r17	CTBP (CALLT base pointer)
r18	
r19	
r20	
r21	
r22	
r23	
r24	
r25	
r26	
r27	
r28	
r29	
r30 (Element pointer (EP))	
r31 (Link pointer (LP))]
31	0
PC (Program counter)	ĭ

3.2.1 Program register set

The program register set includes general-purpose registers and a program counter.

(1) General-purpose registers (r0 to r31)

Thirty-two general-purpose registers, r0 to r31, are available. All of these registers can be used as a data variable or address variable.

However, r0 and r30 are implicitly used by instructions and care must be exercised when using these registers. r0 always holds 0 and is used for operations that use 0 and offset 0 addressing. r30 is used as a base pointer when performing memory access with the SLD and SST instructions.


Also, r1, r3 to r5, and r31 are implicitly used by the assembler and C compiler. Therefore, before using these registers, their contents must be saved so that they are not lost, and they must be restored to the registers after the registers have been used. There are cases when r2 is used by the real-time OS. If r2 is not used by the real-time OS, r2 can be used as a variable register.

Name	Usage	age Operation	
rO	Zero register	Always holds 0	
r1	Assembler-reserved register	Working register for generating 32-bit immediate	
r2	Address/data variable register (w	hen r2 is not used by the real-time OS to be used)	
r3	Stack pointer	Used to generate stack frame when function is called	
r4	Global pointer	Used to access global variable in data area	
r5	Text pointer	Register to indicate the start of the text area (area for placing program code)	
r6 to r29	Address/data variable register		
r30	Element pointer	Base pointer when memory is accessed	
r31	Link pointer	Used by compiler when calling function	
PC	Program counter	Holds instruction address during program execution	

Table 3-1. Program Registers

(2) Program counter (PC)

This register holds the address of the instruction under execution. The lower 26 bits of this register are valid, and bits 31 to 26 are fixed to 0. If a carry occurs from bit 25 to bit 26, it is ignored. Bit 0 is fixed to 0, and branching to an odd address cannot be performed.



3.2.2 System register set

System registers control the status of the CPU and hold interrupt information.

www.DataSheet4U.com

Read from and write to system registers are performed by setting the system register numbers shown below with the system register load/store instructions (LDSR, STSR instructions).

System	System Register Name	Operand Specification Enabled		
Register No.		LDSR Instruction	STSR Instruction	
0	Interrupt status saving register (EIPC) ^{Note 1}	Yes	Yes	
1	Interrupt status saving register (EIPSW) ^{Note 1}	Yes	Yes	
2	NMI status saving register (FEPC) ^{Note 1}	Yes	Yes	
3	NMI status saving register (FEPSW) ^{Note 1}	Yes	Yes	
4	Interrupt source register (ECR)	No	Yes	
5	Program status word (PSW)	Yes	Yes	
6 to 15	Reserved numbers for future function expansion (The operation is not guaranteed if accessed.)	No	No	
16	CALLT execution status saving register (CTPC)	Yes	Yes	
17	CALLT execution status saving register (CTPSW)	Yes	Yes	
18	Exception/debug trap status saving register (DBPC)	Yes ^{Note 2}	Yes ^{Note 2}	
19	Exception/debug trap status saving register (DBPSW)	Yes ^{Note 2}	Yes ^{Note 2}	
20	CALLT base pointer (CTBP)	Yes	Yes	
21 to 31	Reserved numbers for future function expansion (The operation is not guaranteed if accessed.)	No	No	

Table 3-2. System Register Numbers

Notes 1. Since only one set of these registers is available, the contents of this register must be saved by the program when multiple interrupt servicing is enabled.

2. These registers can be accessed only during the interval between the execution of the DBTRAP instruction or illegal opcode and the DBRET instruction.

Caution Even if bit 0 of EIPC, FEPC, or CTPC is set (1) by the LDSR instruction, bit 0 is ignored during return with the RETI instruction following interrupt servicing (because bit 0 of PC is fixed to 0). When setting a value to EIPC, FEPC, and CTPC, set an even number (bit 0 = 0).

(1) Interrupt status saving registers (EIPC, EIPSW)

There are two interrupt status saving registers, EIPC and EIPSW.

www.DataSheet4U.com


Upon occurrence of a software exception or a maskable interrupt, the contents of the program counter (PC) are saved to EIPC and the contents of the program status word (PSW) are saved to EIPSW (upon occurrence of a non-maskable interrupt (NMI), the contents are saved to the NMI status saving registers (FEPC, FEPSW)). The address of the next instruction following the instruction executed when a software exception or maskable interrupt occurs is saved to EIPC, except for some instructions (refer to **21.9 Period in Which Interrupts Are Not Acknowledged by CPU**).

The current PSW contents are saved to EIPSW.

Since there is only one set of interrupt status saving registers, the contents of these registers must be saved by the program when multiple interrupt servicing is enabled.

Bits 31 to 26 of EIPC and bits 31 to 8 of EIPSW are reserved (fixed to 0) for future function expansion.

When the RETI instruction is executed, the values in EIPC and EIPSW are restored to the PC and PSW, respectively.



(2) NMI status saving registers (FEPC, FEPSW)

www.DataSheet4U.com

There are two NMI status saving registers, FEPC and FEPSW.


Upon occurrence of a non-maskable interrupt (NMI), the contents of the program counter (PC) are saved to FEPC and the contents of the program status word (PSW) are saved to FEPSW.

The address of the next instruction following the instruction executed when a non-maskable interrupt occurs is saved to FEPC, except for some instructions.

The current PSW contents are saved to FEPSW.


Since there is only one set of NMI status saving registers, the contents of these registers must be saved by the program when multiple interrupt servicing is performed.

Bits 31 to 26 of FEPC and bits 31 to 8 of FEPSW are reserved (fixed to 0) for future function expansion.



(3) Interrupt source register (ECR)

Upon occurrence of an interrupt or an exception, the interrupt source register (ECR) holds the source of an interrupt or an exception. The value held by ECR is the exception code coded for each interrupt source. This register is a read-only register, and thus data cannot be written to it using the LDSR instruction.



(4) Program status word (PSW)

The program status word (PSW) is a collection of flags that indicate the program status (instruction execution result) and the CPU status.

When the contents of this register are changed using the LDSR instruction, the new contents become valid immediately following completion of LDSR instruction execution. Interrupt request acknowledgment is held pending while a write to the PSW is being executed by the LDSR instruction.

Bits 31 to 8 are reserved (fixed to 0) for future function expansion.

	31	8 7 6 5 4 3 2 1 0			
PSW		RFU NP EP ID SAT CY OV S Z 00000020H			
Bit position	Flag name	Description			
31 to 8	RFU	Reserved field. Fixed to 0.			
7	NP	Indicates that non-maskable interrupt (NMI) servicing is in progress. This flag is set to 1 when an NMI request is acknowledged, and disables multiple interrupts. 0: NMI servicing not in progress 1: NMI servicing in progress			
6	EP	Indicates that exception processing is in progress. This flag is set to 1 when an exception occurs. Moreover, interrupt requests can be acknowledged even when this bit is set.0: Exception processing not in progress1: Exception processing in progress			
5	ID	Indicates whether maskable interrupt request acknowledgment is enabled. 0: Interrupt enabled 1: Interrupt disabled			
4	SAT ^{Note}	Indicates that the result of executing a saturated operation instruction has overflowed and that the calculation result is saturated. Since this is a cumulative flag, it is set to 1 when the result of a saturated operation instruction becomes saturated, and it is not cleared to 0 even if the operation results of successive instructions do not become saturated. This flag is neither set nor cleared when arithmetic operation instructions are executed. 0: Not saturated 1: Saturated			
3	CY	Indicates whether carry or borrow occurred as the result of an operation. 0: No carry or borrow occurred 1: Carry or borrow occurred			
2	OV ^{Note}	Indicates whether overflow occurred during an operation. 0: No overflow occurred 1: Overflow occurred.			
1	S ^{Note}	Indicates whether the result of an operation is negative. 0: Operation result is positive or 0. 1: Operation result is negative.			
0	Z	Indicates whether operation result is 0. 0: Operation result is not 0. 1: Operation result is 0.			

te During saturated operation, the saturate flag and S flag. The SAT flag is set (to 1	-		-		
Operation result status Flag status Saturated					
	SAT	OV	S	operation result	
Maximum positive value exceeded	1	1	0	7FFFFFFH	
Maximum negative value exceeded	1	1	1	8000000H	
Positive (maximum value not exceeded)	Holds value	0	0	Actual operation	
Negative (maximum value not exceeded)	before operation		1	result	


(5) CALLT execution status saving registers (CTPC, CTPSW)

There are two CALLT execution status saving registers, CTPC and CTPSW.

When the CALLT instruction is executed, the contents of the program counter (PC) are saved to CTPC, and the program status word (PSW) contents are saved to CTPSW.

The contents saved to CTPC consist of the address of the next instruction after the CALLT instruction. The current PSW contents are saved to CTPSW.

Bits 31 to 26 of CTPC and bits 31 to 8 of CTPSW are reserved (fixed to 0) for future function expansion.



(2/2) ItaSheel4U.com

(6) Exception/debug trap status saving registers (DBPC, DBPSW)

There are two exception/debug trap status saving registers, DBPC and DBPSW.


www.DataSheet4U.com

Upon occurrence of an exception trap or debug trap, the contents of the program counter (PC) are saved to DBPC, and the program status word (PSW) contents are saved to DBPSW.

The contents saved to DBPC consist of the address of the next instruction after the instruction executed when an exception trap or debug trap occurs.

The current PSW contents are saved to DBPSW.


Bits 31 to 26 of DBPC and bits 31 to 8 of DBPSW are reserved (fixed to 0) for future function expansion.



(7) CALLT base pointer (CTBP)

The CALLT base pointer (CTBP) is used to specify table addresses and generate target addresses (bit 0 is fixed to 0).

Bits 31 to 26 are reserved (fixed to 0) for future function expansion.



3.3 Operating Modes

The V850ES/KG2 has the following operating modes.

(1) Normal operating mode

After the system has been released from the reset state, the pins related to the bus interface are set to the port mode, execution branches to the reset entry address of the internal ROM, and instruction processing is started.

(2) Flash memory programming mode

When this mode is specified, the internal flash memory can be programmed by using a flash programmer.

(a) Specifying operating mode

The operating mode is specified according to the status (input level) of the FLMD0 and FLMD1 pins. In the normal operating mode, input a low level to the FLMD0 pin during the reset period.

A high level is input to the FLMD0 pin by the flash programmer in the flash memory programming mode if a flash programmer is connected. In the self-programming mode, input a high level to this pin from an external circuit.

Fix the specification of these pins in the application system and do not change the setting of these pins during operation.

FLMD0	FLMD1	Operating Mode	
L	×	Normal operating mode	
Н	L	Flash memory programming mode	
Н	Н	Setting prohibited	

Remark H: High level


- L: Low level
- ×: don't care

3.4 Address Space

3.4.1 CPU address space

For instruction addressing, up to a combined total of 16 MB of external memory area and internal ROM area, plus an internal RAM area, are supported in a linear address space (program space) of up to 64 MB. For operand addressing (data access), up to 4 GB of a linear address space (data space) is supported. The 4 GB address space, however, is viewed as 64 images of a 64 MB physical address space. This means that the same 64 MB physical address space is accessed regardless of the value of bits 31 to 26.






3.4.2 Wraparound of CPU address space

(1) Program space

Of the 32 bits of the program counter (PC), the higher 6 bits are fixed to 0 and only the lower 26 bits are valid. Even if a carry or borrow occurs from bit 25 to bit 26 as a result of branch address calculation, the higher 6 bits ignore this and remain 0.

Therefore, the lower-limit address of the program space, 00000000H, and the upper-limit address, 03FFFFFFH, are contiguous addresses, and the program space is wrapped around at the boundary of these addresses.


Caution No instructions can be fetched from the 4 KB area of 03FFF000H to 03FFFFFH because this area is an on-chip peripheral I/O area. Therefore, do not execute any branch operation instructions in which the destination address will reside in any part of this area.



(2) Data space

The result of an operand address calculation that exceeds 32 bits is ignored.


Therefore, the lower-limit address of the data space, address 00000000H, and the upper-limit address, FFFFFFFH, are contiguous addresses, and the data space is wrapped around at the boundary of these addresses.




3.4.3 Memory map

The V850ES/KG2 has reserved areas as shown below.

www.DataSheet4U.com








Figure 3-3. Program Memory Map

www.DataSheet4U.com

3.4.4 Areas

(1) Internal ROM area

An area of 1 MB from 0000000H to 00FFFFFH is reserved for the internal ROM area.

(a) Internal ROM (256 KB)

A 256 KB area from 0000000H to 003FFFFH is provided in the following products. Addresses 0040000H to 00FFFFFH are an access-prohibited area.

• μPD70F3732




Figure 3-4. Internal ROM Area (256 KB)


(b) Internal ROM (128 KB)

A 128 KB area from 0000000H to 001FFFFH is provided in the following products. Addresses 0020000H to 00FFFFFH are an access-prohibited area.

www.DataSheet4U.com

• μPD70F3731





(2) Internal RAM area


An area of 60 KB maximum from 3FF0000H to 3FFEFFFH is reserved for the internal RAM area.

(a) Internal RAM (16 KB)

A 16 KB area from 3FFB000H to 3FFEFFFH is provided as physical internal RAM. Addresses 3FF0000H to 3FFAFFFH are an access-prohibited area.

• μPD70F3732


Figure 3-6.	Internal	RAM	Area	(16 KB)
i igule 5-0.	memai		Alca	



(b) Internal RAM (6 KB)

A 6 KB area from 3FFB000H to 3FFC7FFH is provided as physical internal RAM. WWW.DataSheet4U.com Addresses 3FF0000H to 3FFAFFFH and 3FFC800H to 3FFEFFFH are an access-prohibited area.

• *μ*PD70F3731





(3) On-chip peripheral I/O area

A 4 KB area from 3FFF000H to 3FFFFFFH is reserved as the on-chip peripheral I/O area.

Physical address space		Logical address space
3FFFFFH		FFFFFFH
	On-chip peripheral I/O area (4 KB)	
3FFF000H		FFF000H

Figure 3-8. On-Chip Peripheral I/O Area

Peripheral I/O registers assigned with functions such as on-chip peripheral I/O operation mode specification and state monitoring are mapped to the on-chip peripheral I/O area. Program fetches are not allowed in this area.

- Cautions 1. If word access of a register is attempted, halfword access to the word area is performed twice, first for the lower bits, then for the higher bits, ignoring the lower 2 address bits.
 - 2. If a register that can be accessed in byte units is accessed in halfword units, the higher 8 bits become undefined if the access is a read operation. If a write access is performed, only the data in the lower 8 bits is written to the register.
 - 3. Addresses that are not defined as registers are reserved for future expansion. If these addresses are accessed, the operation is undefined and not guaranteed.
- (4) External memory area

3 MB (0100000H to 03FFFFFH) are provided as the external memory area. For details, refer to **CHAPTER 5 BUS CONTROL FUNCTION**.

3.4.5 Recommended use of address space

The architecture of the V850ES/KG2 requires that a register that serves as a pointer be secured for address generation when operand data in the data space is accessed. The address stored in this pointer ±32 KB can be directly accessed by an instruction for operand data. Because the number of general-purpose registers that can be used as a pointer is limited, however, by keeping the performance from dropping during address calculation when a pointer value is changed, as many general-purpose registers as possible can be secured for variables, and the program size can be reduced.

(1) Program space

Of the 32 bits of the PC (program counter), the higher 6 bits are fixed to 0, and only the lower 26 bits are valid. Regarding the program space, therefore, a 64 MB space of contiguous addresses starting from 00000000H unconditionally corresponds to the memory map.

To use the internal RAM area as the program space, access following addresses.

RAM Size	Access Address
6 KB	3FFB000H to 3FFC7FFH
16 KB	3FFB000H to 3FFEFFFH

(2) Data space


With the V850ES/KG2, it seems that there are sixty-four 64 MB address spaces on the 4 GB CPU address space. Therefore, the least significant bit (bit 25) of a 26-bit address is sign-extended to 32 bits and allocated as an address.


(a) Application example of wraparound

If R = r0 (zero register) is specified for the LD/ST disp16 [R] instruction, a range of addresses 00000000H ±32 KB can be addressed by sign-extended disp16. All the resources, including the internal hardware, can be addressed by one pointer.

The zero register (r0) is a register fixed to 0 by hardware, and practically eliminates the need for registers dedicated to pointers.

Example: *μ*PD70F3732





www.DataSheet4U.com

3.4.6 Peripheral I/O registers

www.Data<u>Shee</u>t4U.com (1/11)

Address	Function Register Name	Symbol	R/W	Oper	able B	it Unit	(1/11) After Reset
				1	8	16	
FFFFF004H	Port DL register	PDL	R/W			\checkmark	0000H ^{Note}
FFFFF004H	Port DL register L	PDLL	R/W				00H ^{Note}
FFFFF005H	Port DL register H	PDLH	R/W				00H ^{Note}
FFFFF006H	Port DH register	PDH	R/W				00H ^{Note}
FFFFF008H	Port CS register	PCS	R/W				00H ^{Note}
FFFFF00AH	Port CT register	PCT	R/W				00H ^{Note}
FFFFF00CH	Port CM register	PCM	R/W				00H ^{Note}
FFFFF024H	Port DL mode register	PMDL	R/W			\checkmark	FFFFH
FFFFF024H	Port DL mode register L	PMDLL	R/W				FFH
FFFFF025H	Port DL mode register H	PMDLH	R/W				FFH
FFFFF026H	Port DH mode register	PMDH	R/W				FFH
FFFFF028H	Port CS mode register	PMCS	R/W				FFH
FFFFF02AH	Port CT mode register	PMCT	R/W	\checkmark	\checkmark		FFH
FFFFF02CH	Port CM mode register	PMCM	R/W	\checkmark	\checkmark		FFH
FFFFF044H	Port DL mode control register	PMCDL	R/W			\checkmark	0000H
FFFFF044H	Port DL mode control register L	PMCDLL	R/W	\checkmark	\checkmark		00H
FFFFF045H	Port DL mode control register H	PMCDLH	R/W	\checkmark	\checkmark		00H
FFFFF046H	Port DH mode control register	PMCDH	R/W	\checkmark	\checkmark		00H
FFFFF048H	Port CS mode control register	PMCCS	R/W	\checkmark	\checkmark		00H
FFFFF04AH	Port CT mode control register	PMCCT	R/W	\checkmark	\checkmark		00H
FFFFF04CH	Port CM mode control register	PMCCM	R/W	\checkmark	\checkmark		00H
FFFFF066H	Bus size configuration register	BSC	R/W			\checkmark	5555H
FFFFF06EH	System wait control register	VSWC	R/W	\checkmark	\checkmark		77H
FFFFF080H	DMA source address register 0L	DSA0L	R/W			\checkmark	Undefined
FFFFF082H	DMA source address register 0H	DSA0H	R/W			\checkmark	Undefined
FFFFF084H	DMA destination address register 0L	DDA0L	R/W			\checkmark	Undefined
FFFFF086H	DMA destination address register 0H	DDA0H	R/W			\checkmark	Undefined
FFFFF088H	DMA source address register 1L	DSA1L	R/W			\checkmark	Undefined
FFFFF08AH	DMA source address register 1H	DSA1H	R/W			\checkmark	Undefined
FFFFF08CH	DMA destination address register 1L	DDA1L	R/W			\checkmark	Undefined
FFFFF08EH	DMA destination address register 1H	DDA1H	R/W			\checkmark	Undefined
FFFFF090H	DMA source address register 2L	DSA2L	R/W			\checkmark	Undefined
FFFFF092H	DMA source address register 2H	DSA2H	R/W			\checkmark	Undefined
FFFFF094H	DMA destination address register 2L	DDA2L	R/W			\checkmark	Undefined
FFFFF096H	DMA destination address register 2H	DDA2H	R/W			\checkmark	Undefined
FFFFF098H	DMA source address register 3L	DSA3L	R/W			\checkmark	Undefined
FFFFF09AH	DMA source address register 3H	DSA3H	R/W			\checkmark	Undefined
FFFFF09CH	DMA destination address register 3L	DDA3L	R/W			\checkmark	Undefined
FFFFF09EH	DMA destination address register 3H	DDA3H	R/W			\checkmark	Undefined

Note The output latch is 00H or 0000H. When input, the pin status is read.

							(2/11)
Address	Function Register Name	Symbol	R/W	Oper	able B	lit Unit	After Reset
				1	8	16	
FFFFF0C0H	DMA byte count register 0	DBC0	R/W			\checkmark	Undefined
FFFFF0C2H	DMA byte count register 1	DBC1	R/W				Undefined
FFFFF0C4H	DMA byte count register 2	DBC2	R/W				Undefined
FFFFF0C6H	DMA byte count register 3	DBC3	R/W				Undefined
FFFFF0D0H	DMA addressing control register 0	DADC0	R/W				0000H
FFFFF0D2H	DMA addressing control register 1	DADC1	R/W			\checkmark	0000H
FFFFF0D4H	DMA addressing control register 2	DADC2	R/W			\checkmark	0000H
FFFFF0D6H	DMA addressing control register 3	DADC3	R/W			\checkmark	0000H
FFFFF0E0H	DMA channel control register 0	DCHC0	R/W	\checkmark	\checkmark		00H
FFFFF0E2H	DMA channel control register 1	DCHC1	R/W	\checkmark	\checkmark		00H
FFFFF0E4H	DMA channel control register 2	DCHC2	R/W	\checkmark	\checkmark		00H
FFFFF0E6H	DMA channel control register 3	DCHC3	R/W	\checkmark	\checkmark		00H
FFFFF100H	Interrupt mask register 0	IMR0	R/W			\checkmark	FFFFH
FFFFF100H	Interrupt mask register 0L	IMR0L	R/W	\checkmark	\checkmark		FFH
FFFFF101H	Interrupt mask register 0H	IMR0H	R/W	\checkmark	\checkmark		FFH
FFFFF102H	Interrupt mask register 1	IMR1	R/W			\checkmark	FFFFH
FFFFF102H	Interrupt mask register 1L	IMR1L	R/W	\checkmark	\checkmark		FFH
FFFFF103H	Interrupt mask register 1H	IMR1H	R/W	\checkmark	\checkmark		FFH
FFFFF104H	Interrupt mask register 2	IMR2	R/W			\checkmark	FFFFH
FFFFF104H	Interrupt mask register 2L	IMR2L	R/W				FFH
FFFFF105H	Interrupt mask register 2H	IMR2H	R/W	\checkmark	\checkmark		FFH
FFFFF106H	Interrupt mask register 3	IMR3	R/W			\checkmark	FFFFH
FFFFF106H	Interrupt mask register 3L	IMR3L	R/W		\checkmark		FFH
FFFFF107H	Interrupt mask register 3H	IMR3H	R/W		\checkmark		FFH
FFFFF110H	Interrupt control register	WDT1IC	R/W		\checkmark		47H
FFFFF112H	Interrupt control register	PIC0	R/W		\checkmark		47H
FFFFF114H	Interrupt control register	PIC1	R/W		\checkmark		47H
FFFFF116H	Interrupt control register	PIC2	R/W	\checkmark	\checkmark		47H
FFFFF118H	Interrupt control register	PIC3	R/W	\checkmark	\checkmark		47H
FFFFF11AH	Interrupt control register	PIC4	R/W	\checkmark	\checkmark		47H
FFFFF11CH	Interrupt control register	PIC5	R/W		\checkmark		47H
FFFFF11EH	Interrupt control register	PIC6	R/W		\checkmark		47H
FFFFF120H	Interrupt control register	TM0IC00	R/W		\checkmark		47H
FFFFF122H	Interrupt control register	TM0IC01	R/W		\checkmark		47H
FFFFF124H	Interrupt control register	TM0IC10	R/W	\checkmark	\checkmark		47H
FFFFF126H	Interrupt control register	TM0IC11	R/W	\checkmark			47H
FFFFF128H	Interrupt control register	TM5IC0	R/W	\checkmark			47H
FFFFF12AH	Interrupt control register	TM5IC1	R/W	\checkmark	\checkmark		47H
FFFFF12CH	Interrupt control register	CSI0IC0	R/W	\checkmark	\checkmark		47H
FFFFF12EH	Interrupt control register	CSI0IC1	R/W	\checkmark			47H
FFFFF130H	Interrupt control register	SREIC0	R/W	\checkmark			47H
FFFFF132H	Interrupt control register	SRIC0	R/W				47H

Address	Function Register Name	Symbol	R/W	Oper	able B	it Unit	After Reset
				1	8	16	
FFFFF134H	Interrupt control register	STIC0	R/W		\checkmark		47H
FFFFF136H	Interrupt control register	SREIC1	R/W		\checkmark		47H
FFFFF138H	Interrupt control register	SRIC1	R/W		\checkmark		47H
FFFFF13AH	Interrupt control register	STIC1	R/W	\checkmark	\checkmark		47H
FFFFF13CH	Interrupt control register	TMHIC0	R/W		\checkmark		47H
FFFFF13EH	Interrupt control register	TMHIC1	R/W	\checkmark	\checkmark		47H
FFFFF140H	Interrupt control register	CSIAICO	R/W	\checkmark	\checkmark		47H
FFFFF142H	Interrupt control register	IICIC0	R/W				47H
FFFFF144H	Interrupt control register	ADIC	R/W	\checkmark	\checkmark		47H
FFFFF146H	Interrupt control register	KRIC	R/W				47H
FFFFF148H	Interrupt control register	WTIIC	R/W				47H
FFFFF14AH	Interrupt control register	WTIC	R/W	\checkmark	\checkmark		47H
FFFFF14CH	Interrupt control register	BRGIC	R/W	\checkmark	\checkmark		47H
FFFFF14EH	Interrupt control register	TM0IC20	R/W	\checkmark			47H
FFFFF150H	Interrupt control register	TM0IC21	R/W				47H
FFFFF152H	Interrupt control register	TM0IC30	R/W				47H
FFFFF154H	Interrupt control register	TM0IC31	R/W				47H
FFFFF156H	Interrupt control register	CSIAIC1	R/W				47H
FFFFF162H	Interrupt control register	SREIC2	R/W				47H
FFFFF164H	Interrupt control register	SRIC2	R/W				47H
FFFFF166H	Interrupt control register	STIC2	R/W				47H
FFFFF172H	Interrupt control register	PIC7	R/W				47H
FFFFF174H	Interrupt control register	TP0OVIC	R/W				47H
FFFFF176H	Interrupt control register	TP0CCIC0	R/W				47H
FFFFF178H	Interrupt control register	TP0CCIC1	R/W				47H
FFFFF17AH	Interrupt control register	DMAIC0	R/W				47H
FFFFF17CH	Interrupt control register	DMAIC1	R/W				47H
FFFFF17EH	Interrupt control register	DMAIC2	R/W				47H
FFFFF180H	Interrupt control register	DMAIC3	R/W				47H
FFFFF1FAH	In-service priority register	ISPR	R				00H
FFFFF1FCH	Command register	PRCMD	W				Undefined
FFFFF1FEH	Power save control register	PSC	R/W				00H
FFFFF200H	A/D converter mode register	ADM	R/W		\checkmark		00H
FFFFF201H	Analog input channel specification register	ADS	R/W				00H
FFFFF202H	Power fail comparison mode register	PFM	R/W				00H
FFFFF203H	Power fail comparison threshold register	PFT	R/W		\checkmark		00H
FFFFF204H	A/D conversion result register	ADCR	R				Undefined
FFFFF205H	A/D conversion result register H	ADCRH	R				Undefined
FFFFF280H	D/A conversion value setting register 0	DACS0	R/W		\checkmark		00H
FFFFF282H	D/A conversion value setting register 1	DACS1	R/W				00H
FFFFF284H	D/A converter mode register	DAM	R/W			1	00H

							(4/11)
Address	Function Register Name	Symbol	R/W	Oper	able B	it Unit	After Reset
				1	8	16	
FFFFF300H	Key return mode register	KRM	R/W	\checkmark	\checkmark		00H
FFFFF30AH	Selector operation control register 1	SELCNT1	R/W	\checkmark	\checkmark		00H
FFFFF318H	Digital noise elimination control register	NFC	R/W	\checkmark	\checkmark		00H
FFFFF400H	Port 0 register	P0	R/W	\checkmark	\checkmark		00H ^{Note}
FFFFF402H	Port 1 register	P1	R/W	\checkmark	\checkmark		00H ^{Note}
FFFFF406H	Port 3 register	P3	R/W				0000H ^{Note}
FFFFF406H	Port 3 register L	P3L	R/W		\checkmark		00H ^{Note}
FFFFF407H	Port 3 register H	P3H	R/W		\checkmark		00H ^{Note}
FFFFF408H	Port 4 register	P4	R/W	\checkmark	\checkmark		00H ^{Note}
FFFFF40AH	Port 5 register	P5	R/W	\checkmark	\checkmark		00H ^{Note}
FFFFF40EH	Port 7 register	P7	R		\checkmark		Undefined
FFFFF412H	Port 9 register	P9	R/W			\checkmark	0000H ^{Note}
FFFFF412H	Port 9 register L	P9L	R/W	\checkmark	\checkmark		00H ^{Note}
FFFFF413H	Port 9 register H	P9H	R/W	\checkmark	\checkmark		00H ^{Note}
FFFFF420H	Port 0 mode register	PM0	R/W	\checkmark	\checkmark		FFH
FFFFF422H	Port 1 mode register	PM1	R/W	\checkmark	\checkmark		FFH
FFFFF426H	Port 3 mode register	PM3	R/W			\checkmark	FFFFH
FFFFF426H	Port 3 mode register L	PM3L	R/W	\checkmark	\checkmark		FFH
FFFFF427H	Port 3 mode register H	РМЗН	R/W	\checkmark	\checkmark		FFH
FFFFF428H	Port 4 mode register	PM4	R/W	\checkmark	\checkmark		FFH
FFFF42AH	Port 5 mode register	PM5	R/W	\checkmark	\checkmark		FFH
FFFF432H	Port 9 mode register	PM9	R/W				FFFFH
FFFFF432H	Port 9 mode register L	PM9L	R/W		\checkmark		FFH
FFFFF433H	Port 9 mode register H	PM9H	R/W	\checkmark	\checkmark		FFH
FFFF440H	Port 0 mode control register	PMC0	R/W		\checkmark		00H
FFFFF446H	Port 3 mode control register	PMC3	R/W			\checkmark	0000H
FFFFF446H	Port 3 mode control register L	PMC3L	R/W	\checkmark	\checkmark		00H
FFFFF447H	Port 3 mode control register H	РМСЗН	R/W	\checkmark	\checkmark		00H
FFFFF448H	Port 4 mode control register	PMC4	R/W	\checkmark	\checkmark		00H
FFFF44AH	Port 5 mode control register	PMC5	R/W	\checkmark	\checkmark		00H
FFFFF452H	Port 9 mode control register	PMC9	R/W			\checkmark	0000H
FFFFF452H	Port 9 mode control register L	PMC9L	R/W	\checkmark	\checkmark		00H
FFFFF453H	Port 9 mode control register H	PMC9H	R/W	\checkmark	\checkmark		00H
FFFFF466H	Port 3 function control register	PFC3	R/W	\checkmark	\checkmark		00H
FFFF468H	Port 4 function control register	PFC4	R/W	\checkmark	\checkmark		00H
FFFFF46AH	Port 5 function control register	PFC5	R/W	\checkmark	\checkmark		00H
FFFFF472H	Port 9 function control register	PFC9	R/W			\checkmark	0000H
FFFFF472H	Port 9 function control register L	PFC9L	R/W	\checkmark	\checkmark		00H
FFFFF473H	Port 9 function control register H	PFC9H	R/W	\checkmark	\checkmark		00H
FFFFF484H	Data wait control register 0	DWC0	R/W			\checkmark	7777H
FFFFF488H	Address wait control register	AWC	R/W			\checkmark	FFFFH

Note The output latch is 00H or 0000H. When input, the pin status is read.

Address	Function Register Name	Symbol	R/W	Operable Bit Unit			After Reset
				1	8	16	
FFFF48AH	Bus cycle control register	BCC	R/W				AAAAH
FFFF580H	8-bit timer H mode register 0	TMHMD0	R/W				00H
FFFF581H	8-bit timer H carrier control register 0	TMCYC0	R/W		\checkmark		00H
FFFF582H	8-bit timer H compare register 00	CMP00	R/W		\checkmark		00H
FFFF583H	8-bit timer H compare register 01	CMP01	R/W				00H
FFFF590H	8-bit timer H mode register 1	TMHMD1	R/W				00H
FFFF591H	8-bit timer H carrier control register 1	TMCYC1	R/W				00H
FFFF592H	8-bit timer H compare register 10	CMP10	R/W				00H
FFFF593H	8-bit timer H compare register 11	CMP11	R/W				00H
FFFF5A0H	TMP0 control register 0	TP0CTL0	R/W				00H
FFFF5A1H	TMP0 control register 1	TP0CTL1	R/W				00H
FFFF5A2H	TMP0 I/O control register 0	TP0IOC0	R/W				00H
FFFF5A3H	TMP0 I/O control register 1	TP0IOC1	R/W				00H
FFFF5A4H	TMP0 I/O control register 2	TP0IOC2	R/W				00H
FFFF5A5H	TMP0 option register 0	TP0OPT0	R/W				00H
FFFF5A6H	TMP0 capture/compare register 0	TP0CCR0	R/W				0000H
FFFF5A8H	TMP0 capture/compare register 1	TP0CCR1	R/W				0000H
FFFF5AAH	TMP0 counter read buffer register	TP0CNT	R				0000H
FFFF5C0H	16-bit timer counter 5	TM5	R				0000H
FFFF5C0H	8-bit timer counter 50	TM50	R				00H
FFFFF5C1H	8-bit timer counter 51	TM51	R				00H
FFFF5C2H	16-bit timer compare register 5	CR5	R/W				0000H
FFFF5C2H	8-bit timer compare register 50	CR50	R/W				00H
FFFF5C3H	8-bit timer compare register 51	CR51	R/W				00H
FFFF5C4H	Timer clock selection register 5	TCL5	R/W				0000H
FFFF5C4H	Timer clock selection register 50	TCL50	R/W				00H
FFFF5C5H	Timer clock selection register 51	TCL51	R/W				00H
FFFF5C6H	16-bit timer mode control register 5	TMC5	R/W			\checkmark	0000H
FFFF5C6H	8-bit timer mode control register 50	TMC50	R/W				00H
FFFFF5C7H	8-bit timer mode control register 51	TMC51	R/W				00H
FFFF600H	16-bit timer counter 00	ТМ00	R				0000H
FFFF602H	16-bit timer capture/compare register 000	CR000	R/W				0000H
FFFF604H	16-bit timer capture/compare register 001	CR001	R/W				0000H
FFFF606H	16-bit timer mode control register 00	TMC00	R/W				00H
FFFF607H	Prescaler mode register 00	PRM00	R/W				00H
FFFF608H	Capture/compare control register 00	CRC00	R/W				00H
FFFF609H	16-bit timer output control register 00	TOC00	R/W				00H
FFFF610H	16-bit timer counter 01	TM01	R		1		0000H
FFFF612H	16-bit timer capture/compare register 010	CR010	R/W		l		0000H
FFFF614H	16-bit timer capture/compare register 011	CR011	R/W				0000H
FFFF616H	16-bit timer mode control register 01	TMC01	R/W				00H
FFFF617H	Prescaler mode register 01	PRM01	R/W				00H
FFFF618H	Capture/compare control register 01	CRC01	R/W				00H

							(6/11)
Address	Function Register Name	Symbol	R/W	Oper	able B	it Unit	After Reset
				1	8	16	
FFFFF619H	16-bit timer output control register 01	TOC01	R/W				00H
FFFFF620H	16-bit timer counter 02	TM02	R				0000H
FFFFF622H	16-bit timer capture/compare register 020	CR020	R/W				0000H
FFFFF624H	16-bit timer capture/compare register 021	CR021	R/W				0000H
FFFFF626H	16-bit timer mode control register 02	TMC02	R/W				00H
FFFFF627H	Prescaler mode register 02	PRM02	R/W				00H
FFFFF628H	Capture/compare control register 02	CRC02	R/W				00H
FFFFF629H	16-bit timer output control register 02	TOC02	R/W				00H
FFFFF630H	16-bit timer counter 03	TM03	R				0000H
FFFFF632H	16-bit timer capture/compare register 030	CR030	R/W				0000H
FFFFF634H	16-bit timer capture/compare register 031	CR031	R/W				0000H
FFFFF636H	16-bit timer mode control register 03	TMC03	R/W				00H
FFFFF637H	Prescaler mode register 03	PRM03	R/W				00H
FFFFF638H	Capture/compare control register 03	CRC03	R/W				00H
FFFFF639H	16-bit timer output control register 03	TOC03	R/W				00H
FFFFF680H	Watch timer operation mode register	WTM	R/W				00H
FFFF6C0H	Oscillation stabilization time selection register	OSTS	R/W				01H
FFFFF6C1H	Watchdog timer clock selection register	WDCS	R/W				00H
FFFF6C2H	Watchdog timer mode register 1	WDTM1	R/W				00H
FFFFF6D0H	Watchdog timer mode register 2	WDTM2	R/W				67H
FFFFF6D1H	Watchdog timer enable register	WDTE	R/W				9AH
FFFFF6E0H	Real-time output buffer register L0	RTBL0	R/W				00H
FFFFF6E2H	Real-time output buffer register H0	RTBH0	R/W				00H
FFFFF6E4H	Real-time output port mode register 0	RTPM0	R/W				00H
FFFFF6E5H	Real-time output port control register 0	RTPC0	R/W				00H
FFFFF706H	Port 3 function control expansion register	PFCE3	R/W				00H
FFFFF802H	System status register	SYS	R/W				00H
FFFFF806H	PLL control register	PLLCTL	R/W				01H
FFFFF810H	DMA trigger factor register 0	DTFR0	R/W				00H
FFFFF812H	DMA trigger factor register 1	DTFR1	R/W				00H
FFFFF814H	DMA trigger factor register 2	DTFR2	R/W				00H
FFFFF816H	DMA trigger factor register 3	DTFR3	R/W				00H
FFFFF820H	Power save mode register	PSMR	R/W				00H
FFFFF828H	Processor clock control register	PCC	R/W				03H
FFFF8B0H	Interval timer BRG mode register	PRSM	R/W				00H
FFFF8B1H	Interval timer BRG compare register	PRSCM	R/W				00H
FFFFA00H	Asynchronous serial interface mode register 0	ASIM0	R/W				01H
FFFFA02H	Receive buffer register 0	RXB0	R				FFH
FFFFA03H	Asynchronous serial interface status register 0	ASIS0	R				00H
FFFFA04H	Transmit buffer register 0	TXB0	R/W				FFH
FFFFFA05H	Asynchronous serial interface transmit status register 0	ASIF0	R				00H
FFFFFA06H	Clock select register 0	CKSR0	R/W				00H

Address	Function Register Name	Symbol	R/W	Oper	able B	it Unit	After Reset
				1	8	16	
FFFFFA07H	Baud rate generator control register 0	BRGC0	R/W				FFH
FFFFFA10H	Asynchronous serial interface mode register 1	ASIM1	R/W	\checkmark			01H
FFFFFA12H	Receive buffer register 1	RXB1	R		\checkmark		FFH
FFFFFA13H	Asynchronous serial interface status register 1	ASIS1	R		\checkmark		00H
FFFFFA14H	Transmit buffer register 1	TXB1	R/W				FFH
FFFFFA15H	Asynchronous serial interface transmit status register 1	ASIF1	R	\checkmark	\checkmark		00H
FFFFFA16H	Clock select register 1	CKSR1	R/W		\checkmark		00H
FFFFFA17H	Baud rate generator control register 1	BRGC1	R/W				FFH
FFFFFA20H	Asynchronous serial interface mode register 2	ASIM2	R/W	\checkmark	\checkmark		01H
FFFFFA22H	Receive buffer register 2	RXB2	R		\checkmark		FFH
FFFFFA23H	Asynchronous serial interface status register 2	ASIS2	R		\checkmark		00H
FFFFFA24H	Transmit buffer register 2	TXB2	R/W		\checkmark		FFH
FFFFFA25H	Asynchronous serial interface transmit status register 2	ASIF2	R				00H
FFFFFA26H	Clock select register 2	CKSR2	R/W		V		00H
FFFFFA27H	Baud rate generator control register 2	BRGC2	R/W		V		FFH
FFFFFB00H	TIP00 noise elimination control register	P0NFC	R/W				00H
FFFFFB04H	TIP01 noise elimination control register	P1NFC	R/W	\checkmark			00H
FFFFFC00H	External interrupt falling edge specification register 0	INTF0	R/W	\checkmark	\checkmark		00H
FFFFFC06H	External interrupt falling edge specification register 3	INTF3	R/W	\checkmark	\checkmark		00H
FFFFFC13H	External interrupt falling edge specification register 9H	INTF9H	R/W	\checkmark	\checkmark		00H
FFFFFC20H	External interrupt rising edge specification register 0	INTR0	R/W	\checkmark	\checkmark		00H
FFFFFC26H	External interrupt rising edge specification register 3	INTR3	R/W	\checkmark	\checkmark		00H
FFFFFC33H	External interrupt rising edge specification register 9H	INTR9H	R/W	\checkmark	\checkmark		00H
FFFFFC40H	Pull-up resistor option register 0	PU0	R/W	\checkmark	\checkmark		00H
FFFFFC42H	Pull-up resistor option register 1	PU1	R/W	\checkmark	\checkmark		00H
FFFFFC46H	Pull-up resistor option register 3	PU3	R/W	\checkmark	\checkmark		00H
FFFFFC48H	Pull-up resistor option register 4	PU4	R/W	\checkmark			00H
FFFFFC4AH	Pull-up resistor option register 5	PU5	R/W				00H
FFFFFC52H	Pull-up resistor option register 9	PU9	R/W				0000H
FFFFFC52H	Pull-up resistor option register 9L	PU9L	R/W				00H
FFFFFC53H	Pull-up resistor option register 9H	PU9H	R/W				00H
FFFFFC67H	Port 3 function register H	PF3H	R/W				00H
FFFFFC68H	Port 4 function register	PF4	R/W				00H
FFFFFC6AH	Port 5 function register	PF5	R/W				00H
FFFFFC73H	Port 9 function register H	PF9H	R/W				00H
FFFFFD00H	Clocked serial interface mode register 00	CSIM00	R/W	√	, √		00H
FFFFFD01H	Clocked serial interface clock selection register 0	CSICO	R/W	V	V		00H
FFFFFD02H	Clocked serial interface receive buffer register 0	SIRB0	R	, v	, v		0000H
FFFFFD02H	Clocked serial interface receive buffer register 0	SIRBOL	R			v	0000H
FFFFFD02H		SOTB0	R/W		V		
	Clocked serial interface transmit buffer register 0					N	0000H
FFFFFD04H	Clocked serial interface transmit buffer register 0L Clocked serial interface read-only receive buffer register 0	SOTBOL	R/W		N	al	00H
	I GIOCKED SENALIDIENACE TEAD-ONLY FECEIVE DUTTER FEOISTER ()	SIRBE0	R	1	1		0000H

							(8/11)	
Address	Function Register Name	Symbol	R/W	Operable Bit Uni			After Reset	
				1	8	16		
FFFFD08H	Clocked serial interface initial transmit buffer register 0	SOTBF0	R/W				0000H	
FFFFFD08H	Clocked serial interface initial transmit buffer register 0L	SOTBF0L	R/W		\checkmark		00H	
FFFFD0AH	Serial I/O shift register 0	SIO00	R/W				00H	
FFFFFD0AH	Serial I/O shift register 0L	SIO00L	R/W		\checkmark		0000H	
FFFFD10H	Clocked serial interface mode register 01	CSIM01	R/W	\checkmark			00H	
FFFFD11H	Clocked serial interface clock selection register 1	CSIC1	R/W	\checkmark			00H	
FFFFD12H	Clocked serial interface receive buffer register 1	SIRB1	R				0000H	
FFFFFD12H	Clocked serial interface receive buffer register 1L	SIRB1L	R				00H	
FFFFD14H	Clocked serial interface transmit buffer register 1	SOTB1	R/W				0000H	
FFFFFD14H	Clocked serial interface transmit buffer register 1L	SOTB1L	R/W		\checkmark		00H	
FFFFD16H	Clocked serial interface read-only receive buffer register 1	SIRBE1	R				0000H	
FFFFFD16H	Clocked serial interface read-only receive buffer register 1L	SIRBE1L	R				00H	
FFFFD18H	Clocked serial interface initial transmit buffer register 1	SOTBF1	R/W				0000H	
FFFFFD18H	Clocked serial interface initial transmit buffer register 1L	SOTBF1L	R/W		\checkmark		00H	
FFFFD1AH	Serial I/O shift register 1	SIO01	R/W				00H	
FFFFFD1AH	Serial I/O shift register 1L	SIO01L	R/W		\checkmark		0000H	
FFFD40H	Serial operation mode specification register 0	CSIMA0	R/W	\checkmark			00H	
FFFD41H	Serial status register 0	CSIS0	R/W				00H	
FFFD42H	Serial trigger register 0	CSIT0	R/W				00H	
FFFD43H	Divisor selection register 0	BRGCA0	R/W				03H	
FFFD44H	Automatic data transfer address point specification register 0	ADTP0	R/W				00H	
FFFD45H	Automatic data transfer interval specification register 0	ADTI0	R/W	\checkmark			00H	
FFFD46H	Serial I/O shift register A0	SIOA0	R/W				00H	
FFFD47H	Automatic data transfer address count register 0	ADTC0	R				00H	
FFFD50H	Serial operation mode specification register 1	CSIMA1	R/W				00H	
FFFD51H	Serial status register 1	CSIS1	R/W				00H	
FFFD52H	Serial trigger register 1	CSIT1	R/W				00H	
FFFD53H	Divisor selection register 1	BRGCA1	R/W				03H	
FFFD54H	Automatic data transfer address point specification register 1	ADTP1	R/W				00H	
FFFFD55H	Automatic data transfer interval specification register 1	ADTI1	R/W				00H	
FFFFD56H	Serial I/O shift register A1	SIOA1	R/W				00H	
FFFFD57H	Automatic data transfer address count register 1	ADTC1	R				00H	
FFFFD80H	IIC shift register 0	liCo	R/W		V		00H	
FFFD82H	IIC control register 0	IICC0	R/W		√		00H	
FFFD83H	Slave address register 0	SVA0	R/W	,	V		00H	
FFFD84H	IIC clock selection register 0	IICCL0	R/W	\checkmark	V	1	00H	
FFFD85H	IIC function expansion register 0	IICX0	R/W	v √	V		00H	
FFFD86H	IIC status register 0	IICS0	R	v √	v √		00H	
FFFD8AH	IIC flag register 0	IICF0	R/W	v √	v √		00H	
FFFE00H			R/W	V	V			
	CSIA0 buffer RAM 0	CSIA0B0			.1	V	Undefined	
FFFFFE00H	CSIA0 buffer RAM 0L	CSIA0B0L	R/W		1		Undefined	
FFFFFE01H	CSIA0 buffer RAM 0H	CSIA0B0H	R/W				Undefined	

			1	1		14444	(9/11) • DataShee
Address	Function Register Name	Symbol	R/W	Oper	able B	it Unit	After Reset
				1	8	16	
FFFFE02H	CSIA0 buffer RAM 1	CSIA0B1	R/W			\checkmark	Undefined
FFFFFE02H	CSIA0 buffer RAM 1L	CSIA0B1L	R/W		\checkmark		Undefined
FFFFFE03H	CSIA0 buffer RAM 1H	CSIA0B1H	R/W		\checkmark		Undefined
FFFFE04H	CSIA0 buffer RAM 2	CSIA0B2	R/W			\checkmark	Undefined
FFFFFE04H	CSIA0 buffer RAM 2L	CSIA0B2L	R/W				Undefined
FFFFFE05H	CSIA0 buffer RAM 2H	CSIA0B2H	R/W				Undefined
FFFFE06H	CSIA0 buffer RAM 3	CSIA0B3	R/W				Undefined
FFFFFE06H	CSIA0 buffer RAM 3L	CSIA0B3L	R/W				Undefined
FFFFFE07H	CSIA0 buffer RAM 3H	CSIA0B3H	R/W				Undefined
FFFFE08H	CSIA0 buffer RAM 4	CSIA0B4	R/W				Undefined
FFFFFE08H	CSIA0 buffer RAM 4L	CSIA0B4L	R/W				Undefined
FFFFFE09H	CSIA0 buffer RAM 4H	CSIA0B4H	R/W				Undefined
FFFFE0AH	CSIA0 buffer RAM 5	CSIA0B5	R/W		l	\checkmark	Undefined
FFFFFE0AH	CSIA0 buffer RAM 5L	CSIA0B5L	R/W				Undefined
FFFFFE0BH	CSIA0 buffer RAM 5H	CSIA0B5H	R/W				Undefined
FFFFE0CH	CSIA0 buffer RAM 6	CSIA0B6	R/W				Undefined
FFFFFE0CH	CSIA0 buffer RAM 6L	CSIA0B6L	R/W				Undefined
FFFFFE0DH	CSIA0 buffer RAM 6H	CSIA0B6H	R/W				Undefined
FFFFE0EH	CSIA0 buffer RAM 7	CSIA0B7	R/W				Undefined
FFFFFE0EH	CSIA0 buffer RAM 7L	CSIA0B7L	R/W				Undefined
FFFFFE0FH	CSIA0 buffer RAM 7H	CSIA0B7H	R/W				Undefined
FFFFE10H	CSIA0 buffer RAM 8	CSIA0B8	R/W				Undefined
FFFFFE10H	CSIA0 buffer RAM 8L	CSIA0B8L	R/W				Undefined
FFFFFE11H	CSIA0 buffer RAM 8H	CSIA0B8H	R/W				Undefined
FFFFE12H	CSIA0 buffer RAM 9	CSIA0B9	R/W			\checkmark	Undefined
FFFFFE12H	CSIA0 buffer RAM 9L	CSIA0B9L	R/W		\checkmark		Undefined
FFFFFE13H	CSIA0 buffer RAM 9H	CSIA0B9H	R/W		\checkmark		Undefined
FFFFE14H	CSIA0 buffer RAM A	CSIA0BA	R/W			\checkmark	Undefined
FFFFFE14H	CSIA0 buffer RAM AL	CSIA0BAL	R/W		\checkmark		Undefined
FFFFFE15H	CSIA0 buffer RAM AH	CSIA0BAH	R/W		\checkmark		Undefined
FFFFE16H	CSIA0 buffer RAM B	CSIA0BB	R/W			\checkmark	Undefined
FFFFFE16H	CSIA0 buffer RAM BL	CSIA0BBL	R/W				Undefined
FFFFFE17H	CSIA0 buffer RAM BH	CSIA0BBH	R/W		\checkmark		Undefined
FFFFE18H	CSIA0 buffer RAM C	CSIA0BC	R/W			\checkmark	Undefined
FFFFFE18H	CSIA0 buffer RAM CL	CSIA0BCL	R/W		\checkmark		Undefined
FFFFFE19H	CSIA0 buffer RAM CH	CSIA0BCH	R/W		\checkmark		Undefined
FFFFE1AH	CSIA0 buffer RAM D	CSIA0BD	R/W			\checkmark	Undefined
FFFFFE1AH	CSIA0 buffer RAM DL	CSIA0BDL	R/W		\checkmark		Undefined
FFFFFE1BH	CSIA0 buffer RAM DH	CSIA0BDH	R/W		\checkmark		Undefined
FFFFE1CH	CSIA0 buffer RAM E	CSIA0BE	R/W			\checkmark	Undefined
FFFFFE1CH	CSIA0 buffer RAM EL	CSIA0BEL	R/W		\checkmark		Undefined
FFFFFE1DH	CSIA0 buffer RAM EH	CSIA0BEH	R/W				Undefined

							(10/11)
Address	Function Register Name	Symbol	R/W	Opera	able Bi	t Unit	After Reset
				1	8	16	
FFFFFE1EH	CSIA0 buffer RAM F	CSIA0BF	R/W				Undefined
FFFFE1EH	CSIA0 buffer RAM FL	CSIA0BFL	R/W				Undefined
FFFFE1FH	CSIA0 buffer RAM FH	CSIA0BFH	R/W				Undefined
FFFFFE20H	CSIA1 buffer RAM 0	CSIA1B0	R/W				Undefined
FFFFE20H	CSIA1 buffer RAM 0L	CSIA1B0L	R/W		\checkmark		Undefined
FFFFFE21H	CSIA1 buffer RAM 0H	CSIA1B0H	R/W		\checkmark		Undefined
FFFFFE22H	CSIA1 buffer RAM 1	CSIA1B1	R/W				Undefined
FFFFFE22H	CSIA1 buffer RAM 1L	CSIA1B1L	R/W				Undefined
FFFFFE23H	CSIA1 buffer RAM 1H	CSIA1B1H	R/W				Undefined
FFFFFE24H	CSIA1 buffer RAM 2	CSIA1B2	R/W			\checkmark	Undefined
FFFFFE24H	CSIA1 buffer RAM 2L	CSIA1B2L	R/W				Undefined
FFFFFE25H	CSIA1 buffer RAM 2H	CSIA1B2H	R/W				Undefined
FFFFFE26H	CSIA1 buffer RAM 3	CSIA1B3	R/W				Undefined
FFFFFE26H	CSIA1 buffer RAM 3L	CSIA1B3L	R/W				Undefined
FFFFFE27H	CSIA1 buffer RAM 3H	CSIA1B3H	R/W				Undefined
FFFFE28H	CSIA1 buffer RAM 4	CSIA1B4	R/W				Undefined
FFFFFE28H	CSIA1 buffer RAM 4L	CSIA1B4L	R/W				Undefined
FFFFFE29H	CSIA1 buffer RAM 4H	CSIA1B4H	R/W				Undefined
FFFFE2AH	CSIA1 buffer RAM 5	CSIA1B5	R/W				Undefined
FFFFFE2AH	CSIA1 buffer RAM 5L	CSIA1B5L	R/W				Undefined
FFFFFE2BH	CSIA1 buffer RAM 5H	CSIA1B5H	R/W				Undefined
FFFFE2CH	CSIA1 buffer RAM 6	CSIA1B6	R/W				Undefined
FFFFFE2CH	CSIA1 buffer RAM 6L	CSIA1B6L	R/W		\checkmark		Undefined
FFFFFE2DH	CSIA1 buffer RAM 6H	CSIA1B6H	R/W		\checkmark		Undefined
FFFFE2EH	CSIA1 buffer RAM 7	CSIA1B7	R/W			\checkmark	Undefined
FFFFFE2EH	CSIA1 buffer RAM 7L	CSIA1B7L	R/W		\checkmark		Undefined
FFFFFE2FH	CSIA1 buffer RAM 7H	CSIA1B7H	R/W		\checkmark		Undefined
FFFFE30H	CSIA1 buffer RAM 8	CSIA1B8	R/W			\checkmark	Undefined
FFFFFE30H	CSIA1 buffer RAM 8L	CSIA1B8L	R/W				Undefined
FFFFFE31H	CSIA1 buffer RAM 8H	CSIA1B8H	R/W		\checkmark		Undefined
FFFFFE32H	CSIA1 buffer RAM 9	CSIA1B9	R/W			\checkmark	Undefined
FFFFFE32H	CSIA1 buffer RAM 9L	CSIA1B9L	R/W				Undefined
FFFFFE33H	CSIA1 buffer RAM 9H	CSIA1B9H	R/W				Undefined
FFFFFE34H	CSIA1 buffer RAM A	CSIA1BA	R/W				Undefined
FFFFFE34H	CSIA1 buffer RAM AL	CSIA1BAL	R/W		V		Undefined
FFFFFE35H	CSIA1 buffer RAM AH	CSIA1BAH	R/W				Undefined
FFFFFE36H	CSIA1 buffer RAM B	CSIA1BB	R/W			\checkmark	Undefined
FFFFFE36H	CSIA1 buffer RAM BL	CSIA1BBL	R/W		V		Undefined
FFFFFE37H	CSIA1 buffer RAM BH	CSIA1BBH	R/W				Undefined
FFFFFE38H	CSIA1 buffer RAM C	CSIA1BC	R/W		,		Undefined
FFFFFE38H	CSIA1 buffer RAM CL	CSIA1BCL	R/W		V		Undefined
FFFFE39H	CSIA1 buffer RAM CH	CSIA1BCH	R/W				Undefined

							(11/11)
Address	Function Register Name	Symbol	R/W	Oper	able B	it Unit	After Reset
				1	8	16	
FFFFFE3AH	CSIA1 buffer RAM D	CSIA1BD	R/W			\checkmark	Undefined
FFFFE3AH	CSIA1 buffer RAM DL	CSIA1BDL	R/W		\checkmark		Undefined
FFFFE3BH	CSIA1 buffer RAM DH	CSIA1BDH	R/W		\checkmark		Undefined
FFFFFE3CH	CSIA1 buffer RAM E	CSIA1BE	R/W				Undefined
FFFFFE3CH	CSIA1 buffer RAM EL	CSIA1BEL	R/W		\checkmark		Undefined
FFFFFE3DH	CSIA1 buffer RAM EH	CSIA1BEH	R/W				Undefined
FFFFFE3EH	CSIA1 buffer RAM F	CSIA1BF	R/W				Undefined
FFFFFE3EH	CSIA1 buffer RAM FL	CSIA1BFL	R/W		\checkmark		Undefined
FFFFFE3FH	CSIA1 buffer RAM FH	CSIA1BFH	R/W		\checkmark		Undefined
FFFFFF44H	Pull-up resistor option register DL	PUDL	R/W				0000H
FFFFFF44H	Pull-up resistor option register DLL	PUDLL	R/W		\checkmark		00H
FFFFFF45H	Pull-up resistor option register DLH	PUDLH	R/W				00H
FFFFFF46H	Pull-up resistor option register DH	PUDH	R/W				00H
FFFFFF48H	Pull-up resistor option register CS	PUCS	R/W				00H
FFFFFF4AH	Pull-up resistor option register CT	PUCT	R/W	\checkmark			00H
FFFFFF4CH	Pull-up resistor option register CM	PUCM	R/W	\checkmark			00H
FFFFFBEH	External bus interface mode control register	EXIMC	R/W				00H

3.4.7 Special registers

Special registers are registers that prevent invalid data from being written when an inadvertent program loop occurs. The V850ES/KG2 has the following three special registers.

- Power save control register (PSC)
- Processor clock control register (PCC)
- Watchdog timer mode register (WDTM1)

Moreover, there is also the PRCMD register, which is a protection register for write operations to the special registers that prevents the application system from unexpectedly stopping due to an inadvertent program loop. Write access to the special registers is performed with a special sequence and illegal store operations are notified to the SYS register.

(1) Setting data to special registers

Setting data to a special register is done in the following sequence.

- <1> Disable the DMA operation.
- <2> Prepare the data to be set to the special register in a general-purpose register.

<3> Write the data prepared in step <2> to the PRCMD register.

- <4> Write the setting data to the special register (using following instructions).
 - Store instruction (ST/SST instruction)
 - Bit manipulation instruction (SET1/CLR1/NOT1 instruction)
- <5> to <9> Insert NOP instructions (5 instructions)^{Note}.
- <10> Enable the DMA operation if DMA is necessary.
- **Note** When switching to the IDLE mode or the STOP mode (PSC.STP bit = 1), 5 NOP instructions must be inserted immediately after switching is performed.
- Caution To resume the DMA operation in the status before the DMA operation is disabled after a special sequence, the DCHCn register status must be stored before the DMA operation is disabled.

After the DCHCn register status is stored, the DCHCn.TCn bit must be checked before the DMA operation is resumed and the following processing must be executed according to the TCn bit status because the DMA transfer completion may occur before the DMA operation is disabled.

- When the TCn bit is 0 (DMA transfer not completed), the contents of the DCHCn register stored before the DMA operation is disabled are written to the DCHCn register again.
- When the TCn bit is 1 (DMA transfer completed), the DMA transfer completion processing is executed.

Remark n = 0 to 3

[Description Example] When using PSC register (standby mode setting)

		unau Detechentillen
	ST.B r11, PSMR[r0]	; PSMR register setting (IDLE, STOP mode setting) www.DataSheet4U.com
	LD.B DCHCn[r0], r12	; (a) DMA transfer status stored
	ANDI Oxfe, r12, r13	
<1>	ST.B r13, DCHCn[r0]	; (b) DMA operation stopped ^{Note 1}
<2>	MOV 0x02, r10	
<3>	ST.B r10, PRCMD[r0]	; PRCMD register write
<4>	ST.B r10, PSC[r0]	; PSC register setting
<5>	NOP ^{Note 2}	; Dummy instruction
<6>	NOP ^{Note 2}	; Dummy instruction
<7>	NOP ^{Note 2}	; Dummy instruction
<8>	NOP ^{Note 2}	; Dummy instruction
<9>	NOP ^{Note 2}	; Dummy instruction
	TST1 7, DCHCn[r0]	; Check whether DMA transfer is completed or not between (a) and (b)
		(whether the DCHCn register status is updated or not)
	BNE next	; If updated, DMA transfer completion processing (to next routine)
<10>	ST.B r12, DCHCn[r0]	; If not updated, return to the status of (a) (DMA transfer enable)
	(next instruction)	

No special sequence is required to read special registers.

- **Notes 1.** A bit manipulation instruction is not used so as to prevent the DMA transfer completion status flag (DCHCn.TCn bit) from being cleared to 0 via reading. The TCn bit cannot be cleared to 0 by writing 0.
 - When switching to the IDLE mode or the STOP mode (PSC.STP bit = 1), 5 NOP instructions must be inserted immediately after switching is performed.

Remark n = 0 to 3

- Cautions 1. Interrupts are not acknowledged for the store instruction for the PRCMD register. This is because continuous execution of store instructions by the program in steps <3> and <4> above is assumed. If another instruction is placed between step <3> and <4>, the above sequence may not be realized when an interrupt is acknowledged for that instruction, which may cause malfunction.
 - The data written to the PRCMD register is dummy data, but use the same register as the general-purpose register used for setting data to the special register (step <4>) when writing to the PRCMD register (step <3>). The same applies to when using a generalpurpose register for addressing.

(2) Command register (PRCMD)

The PRCMD register is an 8-bit register used to prevent data from being written to registers that may have a large influence on the system, possibly causing the application system to unexpectedly stop, when an inadvertent program loop occurs. Only the first write operation to the special register following the execution of a previously executed write operation to the PRCMD register, is valid.


As a result, register values can be overwritten only using a preset sequence, preventing invalid write operations.

This register can only be written in 8-bit units (if it is read, an undefined value is returned).

After reset: Undefined W Address: FFFF1FCH									
	7	6	5	4	3	2	1	0	
PRCMD	REG7	REG6	REG5	REG4	REG3	REG2	REG1	REG0	

(3) System status register (SYS)

This register is allocated with status flags showing the operating state of the entire system. WWW.DataSheet4U.com This register can be read or written in 8-bit or 1-bit units.



The operation conditions of the PRERR flag are described below.

(a) Set conditions (PRERR = 1)

- (i) When a write operation to the special register takes place without write operation being performed to the PRCMD register (when step <3> is performed without performing step <2> as described in 3.4.7 (1) Setting data to special registers).
- (ii) When a write operation (including bit manipulation instruction) to an on-chip peripheral I/O register other than a special register is performed following write to the PRCMD register (when <3> in 3.4.7 (1) Setting data to special registers is not a special register).
- **Remark** Regarding the special registers other than the WDTM register (PCC and PSC registers), even if on-chip peripheral I/O register read (except bit manipulation instruction) (internal RAM access, etc.) is performed in between write to the PRCMD register and write to a special register, the PRERR flag is not set and setting data can be written to the special register.

(b) Clear conditions (PRERR = 0)

- (i) When 0 is written to the PRERR flag
- (ii) When system reset is performed
- Cautions 1. If 0 is written to the PRERR bit of the SYS register that is not a special register immediately following write to the PRCMD register, the PRERR bit becomes 0 (write priority).
 - 2. If data is written to the PRCMD register that is not a special register immediately following write to the PRCMD register, the PRERR bit becomes 1.

3.4.8 Cautions

www.DataSheet4U.com

(1) Waits on register access

Be sure to set the following register before using the V850ES/KG2.

• System wait control register (VSWC)

After setting the VSWC register, set the other registers as required.

When using an external bus, set the VSWC register and then set the various pins to the control mode by setting the port-related registers.

(a) System wait control register (VSWC)

The VSWC register controls the bus access wait time for the on-chip peripheral I/O registers.

Access to the on-chip peripheral I/O register lasts 3 clocks (during no wait), but in the V850ES/KG2, waits are required according to the internal system clock frequency. Set the values shown below to the VSWC register according to the internal system clock frequency that is used.

Operation Conditions	Internal System Clock Frequency (fcLk)	VSWC Register Setting	Number of Waits
$4.5 \text{ V} \leq \text{REGC} = \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	32 kHz ≤ fc∟к < 16.6 MHz	00H	0 (no waits)
	$16.6 \text{ MHz} \leq f_{\text{CLK}} \leq 20 \text{ MHz}$	01H	1
$4.0 \text{ V} \leq \text{REGC} = \text{V}_{\text{DD}} < 4.5 \text{ V}$	32 kHz \leq fclk \leq 16 MHz	00H	0 (no waits)
REGC = 10 μF,	32 kHz ≤ fclк < 8.3 MHz	00H	0 (no waits)
$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	8.3 MHz \leq fclk \leq 16 MHz	01H	1
$2.7 \text{ V} \leq \text{REGC} = \text{V}_{\text{DD}} < 4.0 \text{ V}$	$32 \text{ kHz} \le \text{fclk} < 8.3 \text{ MHz}$	00H	0 (no waits)
	$8.3 \; MHz \leq f_{\text{CLK}} \leq 10 \; MHz$	01H	1

This register can be read or written in 8-bit units (Address: FFFF06EH, After reset: 77H).

Remark fx: Main clock oscillation frequency

(b) Access to special on-chip peripheral I/O register

This product has two types of internal system buses.

One type is for the CPU bus and the other is for the peripheral bus to interface with low-speed peripheral hardware.

Since the CPU bus clock and peripheral bus clock are asynchronous, if a conflict occurs during access between the CPU and peripheral hardware, illegal data may be passed unexpectedly. Therefore, when accessing peripheral hardware that may cause a conflict, the number of access cycles is changed so that the data is received/passed correctly in the CPU. As a result, the CPU does not shift to the next instruction processing and enters the wait status. When this wait status occurs, the number of execution clocks of the instruction is increased by the number of wait clocks.

Note this with caution when performing real-time processing.

When accessing a special on-chip peripheral I/O register, additional waits may be required further to the waits set by the VSWC register.

The access conditions at that time and the method to calculate the number of waits to be inserted (number of CPU clocks) are shown below.

Number of waits to be inserted = $(2 + m) \times k$ (clocks) Number of accesses to specific on-chip peripheral I/O register = $3 + m + (2 + m) \times k$ (clocks)

Peripheral Function	Register Name	Access	www.DataShee k					
Watchdog timer 1 (WDT1)	WDTM1	Write	1 to 5					
	<calculation number="" of="" waits<sup="">Note> $k = \{(1/f_x) \times 2/((2 + m)/f_{CPU})\} + 1$ fx: Main clock oscillation frequency</calculation>							
Watchdog timer 2 (WDT2)	WDTM2	Write	3 (fixed)					
16-bit timer/event counter P0 (TMP0)	TP0CCR0, TP0CCR1, TP0CNT	Read	1					
	<calculation number="" of="" wa<br="">k = {(1/fxx)/((2 + m)/fcPU)} + 1</calculation>							
	TP0CCR0, TP0CCR1	Write	0 to 2					
	$k = \{(1/fxx) \times 5/((2 + m)/fCPU)\}$	<calculation number="" of="" waits<sup="">Note> k = {(1/fxx) × 5/((2 + m)/fcPU)} A wait occurs when performing continuous write to same register</calculation>						
16-bit timer/event counters 00 to 03 (TM00 to TM03)	TMC00 to TMC03	Read-modify-write	1 (fixed) A wait occurs during write					
Clocked serial interfaces 0 and 1 with automatic transmit/receive function (CSIA0, CSIA1)	CSIA0B0 to CSIA0BF, CSIA1B0 to CSIA1BF	Write	0 to 18 (when performing continuous write via write instruction)					
	<calculation number="" of="" waits<sup="">№le> k = {(1/fscкA) × 5 - (4 + m)/fcPU)}/{((2 + m)/fcPU)} However, 1 wait if fcPU = fxx if the CSISn.CKSAn1 and CSISn.CKSAn0 bits are 00. fsckA: CSIA selection clock frequency</calculation>							
	CSIA0B0 to CSIA0BF, CSIA1B0 to CSIA1BF		0 to 20 (when conflict occurs between write instruction and write via receive operation)					
	<pre></pre>							
l²C0	IICS0	Read	1 (fixed)					
Asynchronous serial interfaces 0 to 2 (UART0 to UART2)	ASIS0 to ASIS2	Read	1 (fixed)					
Real-time output function 0 (RTO0)	RTBL0, RTBH0	Write (when RTPC0.RTPOE0 bit = 0)	1					
A/D converter	ADM, ADS, PFM, PFT	Write	1 or 2					
	ADCR, ADCRH	Read	1 or 2					
	<calculation number="" of="" waits<sup="">Note> ${(1/fxx) \times 2/[(2 + m)/fcPu]} + 1$</calculation>							

Note In the calculation of number of waits, the fractional part of its result must be multiplied by $(1/f_{CPU})$ and rounded down if $(1/f_{CPU})/(2 + m)$ or lower, and rounded up if $(1/f_{CPU})/(2 + m)$ is exceeded.

- Cautions 1. If fetched from the internal ROM or internal RAM, the number of waits is as shown above. If fetched from the external memory, the number of waits may be decreased below these. The effect of the external memory access cycles varies depending on the wait settings and the like. However, the number of waits shown above is the maximum value, so no higher value is generated.
 - 2. When the CPU operates on the subclock and no clock is input to the X1 pin, do not access a register in which a wait occurs. If a wait occurs, it can only be released by a reset.

Remarks 1. In the calculation for the number of waits:

- fCPU: CPU clock frequency
- fxx: Main clock frequency
- m: Set value of bits 2 to 0 of the VSWC register

When the VSWC register = 00H: m = 0When the VSWC register = 01H: m = 1

2. n = 0, 1

(2) Restriction on conflict between sld instruction and interrupt request

www.DataSheet4U.com

(a) Description

If a conflict occurs between the decode operation of an instruction in <2> immediately before the sld instruction following an instruction in <1> and an interrupt request before the instruction in <1> is complete, the execution result of the instruction in <1> may not be stored in a register.

Instruction <1>

- Id instruction: Id.b, Id.h, Id.w, Id.bu, Id.hu
- sld instruction: sld.b, sld.h, sld.w, sld.bu, sld.hu
- Multiplication instruction: mul, mulh, mulhi, mulu

Instruction <2>

mov reg1, reg2	not reg1, reg2	satsubr reg1, reg2	satsub reg1, reg2
satadd reg1, reg2	satadd imm5, reg2	or reg1, reg2	xor reg1, reg2
and reg1, reg2	tst reg1, reg2	subr reg1, reg2	sub reg1, reg2
add reg1, reg2	add imm5, reg2	cmp reg1, reg2	cmp imm5, reg2
mulh reg1, reg2	shr imm5, reg2	sar imm5, reg2	shl imm5, reg2

<Example>

```
<i> Id.w [r11], r10
.
.
```

If the decode operation of the mov instruction <ii> immediately before the sld instruction <ii> and an interrupt request conflict before execution of the ld instruction <i> is complete, the execution result of instruction <i> may not be stored in a register.

<ii> mov r10, r28 <iii> sld.w 0x28, r10

(b) Countermeasure

<1> When compiler (CA850) is used

Use CA850 Ver. 2.61 or later because generation of the corresponding instruction sequence can be automatically suppressed.

<2> Countermeasure by assembler

When executing the sld instruction immediately after instruction <ii>, avoid the above operation using either of the following methods.

- Insert a nop instruction immediately before the sld instruction.
- Do not use the same register as the sld instruction destination register in the above instruction <ii>executed immediately before the sld instruction.

CHAPTER 4 PORT FUNCTIONS

4.1 Features

- O Input-only ports: 8 pins
- O I/O ports: 76 pins
 - Fixed to N-ch open-drain output: 4 (medium: 2)
 - Switchable to N-ch open-drain output: 8
- O Input/output can be specified in 1-bit units

4.2 Basic Port Configuration

The V850ES/KG2 incorporates a total of 84 I/O port pins consisting of ports 0, 1, 3 to 5, 7, 9, CM, CS, CT, DH, and DL (including 8 input-only port pins). The port configuration is shown below.




Table 4-1. Pin I/O Buffer Power Supplies of V850ES/KG2

Power Supply	Corresponding Pins
AV _{REF0}	Port 7
AV _{REF1}	Port 1
BVDD	Ports CM, CS, CT, DH, DL
EVDD	RESET, ports 0, 3 to 5, 9

4.3 Port Configuration

www.DataSheet4U.com


Table 4-2. Port Configuration

Item	Configuration	
Control registers	Port n register (Pn: n = 0, 1, 3 to 5, 7, 9, CM, CS, CT, DL, DH)	
	Port n mode register (PMn: n = 0, 1, 3 to 5, 9, CM, CS, CT, DL, DH)	
	Port n mode control register (PMCn: n = 0, 3 to 5, 9, CM, CS, CT, DL, DH)	
	Port n function control register (PFCn: $n = 3$ to 5, 9)	
	Port n function register (PFn: $n = 3$ to 5, 9)	
	Port 3 function control expansion register (PFCE3)	
	Pull-up resistor option register (PUn: n = 0, 1, 3 to 5, 9, CM, CS, CT, DL, DH)	
Ports	Input only: 8	
	I/O: 76	
Pull-up resistors	Software control: 72	

(1) Port n register (Pn)

Data I/O with external devices is performed by writing to and reading from the Pn register. The Pn register is configured of a port latch that retains the output data and a circuit that reads the pin status.

Each bit of the Pn register corresponds to one pin of port n and can be read or written in 1-bit units.



Writing to and reading from the Pn register are executed as follows depending on the setting of each register.

Setting of PMCn Register	Setting of PMn Register	Writing to Pn Register	Reading from Pn Register
Port mode (PMCnm bit = 0)	Output mode (PMnm bit = 0)	Write to the output latch ^{№te} . The contents of the output latch are output from the pin.	The value of the output latch is read.
	Input mode (PMnm bit = 1)	Write to the output latch ^{∾ore} . The status of the pin is not affected.	The pin status is read.
Alternate-function mode (PMCnm bit = 1)	Output mode (PMnm bit = 0)	Write to the output latch ^{№te} . The status of the pin is not affected. The pin operates as an alternate-function pin.	 When alternate function is output The output status of the alternate function is read. When alternate function is input The output latch value is read.
	Input mode (PMnm bit = 1)	Write to the output latch ^{№0®} . The status of the pin is not affected. The pin operates as an alternate-function pin.	The pin status is read.

Table 4-3. Reading to/Writing from Pn Register

www.DataSheet4U.com

Note The value written to the output latch is retained until a new value is written to the output latch.

(2) Port n mode register (PMn)

PMn specifies the input mode/output mode of the port.


Each bit of the PMn register corresponds to one pin of port n and can be specified in 1-bit units.

After res	et: FFH	R/W							
	7	6	5	4	3	2	1	0	
PMn	PMn7	PMn6	PMn5	PMn4	PMn3	PMn2	PMn1	PMn0	
	PMnm		Control of I/O mode						
	0	Output mo	Dutput mode						
	1	Input mod	nput mode						

(3) Port n mode control register (PMCn)

PMCn specifies the port mode/alternate function.

Each bit of the PMCn register corresponds to one pin of port n and can be specified in 1-bit units.



(4) Port n function control register (PFCn)

PFCn is a register that specifies the alternate function to be used when one pin has two or more alternate functions.


Each bit of the PFCn register corresponds to one pin of port n and can be specified in 1-bit units.

After re	set: 00H	R/W							
	7	6	5	4	3	2	1	0	
PFCn	PFCn7	PFCn6	PFCn5	PFCn4	PFCn3	PFCn2	PFCn1	PFCn0	
	PFCnm		Specification of alternate function						
	0	Alternate	Alternate function 1						
	1	Alternate	Alternate function 2						

(5) Port n function control expansion register (PFCEn)

PFCEn is a register that specifies the alternate function to be used when one pin has three or more alternate functions.


Each bit of the PFCEn register corresponds to one pin of port n and can be specified in 1-bit units.



(6) Port n function register (PFn)

PFn is a register that specifies normal output/N-ch open-drain output.

Each bit of the PFn register corresponds to one pin of port n and can be specified in 1-bit units.



(7) Pull-up resistor option register (PUn)

www.DataSheet4U.com

Each bit of the PUn register corresponds to one pin of port n and can be specified in 1-bit units.

PUn is a register that specifies the connection of an on-chip pull-up resistor.

After reso	et: 00H	R/W							
_	7	6	5	4	3	2	1	0	
PUn	PUn7	PUn6	PUn5	PUn4	PUn3	PUn2	PUn1	PUn0	
[PUnm		Control of on-chip pull-up resistor connection						
	0	Not conne	Not connected						
	1	Connected	Connected						

(8) Port settings

Set the ports as follows.

www.DataSheet4U.com




Figure 4-1. Register Settings and Pin Functions

4.3.1 Port 0

Port 0 is a 7-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 0 includes the following alternate functions. www.DataSheet4U.com

Pin	No.	Pin Name	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
GC	GF						
6	8	P00	ТОНО	Output	Yes	-	D0-U
7	9	P01	TOH1	Output			D0-U
17	19	P02	NMI	Input		Analog noise elimination	D1-SUIL
18	20	P03	INTP0	Input			D1-SUIL
19	21	P04	INTP1	Input			D1-SUIL
20	22	P05	INTP2	Input			D1-SUIL
21	23	P06	INTP3	Input		Analog/digital noise elimination	D1-SUIL

Table 4-4. Alternate-Function Pins of Port 0


Note Software pull-up function

Caution P02 to P06 have hysteresis characteristics when the alternate function is input, but not in the port mode.

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14) GF: 100-pin plastic QFP (14×20)

(1) Port 0 register (P0)

www.DataSheet4U.com



(2) Port 0 mode register (PM0)

7 6 5 4 3 2 1 0 PM0 1 PM06 PM05 PM04 PM03 PM02 PM01 PM00 PM0n Control of I/O mode (n = 0 to 6)
PMOn Control of $1/0$ mode $(n - 0$ to 6)
PMOn Control of $1/0$ mode (n = 0 to 6)
0 Output mode
1 Input mode

(3) Port 0 mode control register (PMC0)

www.DataSheet4U.com

After res	set: 00H	R/W A	ddress: FF	FFF440H						
	7	6	5	4	3	2	1	0		
PMC0	0	PMC06	PMC05	PMC04	PMC03	PMC02	PMC01	PMC00		
	PMC06		Spe	ecification c	of P06 pin o	peration m	node			
	0	I/O port								
	1	INTP3 inp	ut							
	PMC05		Spe	ecification o	of P05 pin o	peration m	node			
	0	I/O port								
	1	INTP2 inp	ut							
	PMC04		Specification of P04 pin operation mode							
	0	I/O port								
	1	INTP1 inp	NTP1 input							
	PMC03		Specification of P03 pin operation mode							
	0	I/O port								
	1	INTP0 inp	ut							
	PMC02		Spe	ecification c	of P02 pin o	peration m	node			
	0	I/O port								
	1	NMI input								
	PMC01		Spe	ecification c	of P01 pin c	peration m	node			
	0	I/O port								
	1	TOH1 out	TOH1 output							
	PMC00		Spe	ecification o	of P00 pin o	peration m	node			
	0	I/O port								
	1	TOH0 out	put							

(4) Pull-up resistor option register 0 (PU0)

After res	set: 00H	R/W	Address: FF	FFFC40H						
	7	6	5	4	3	2	1	0		
PU0	0	PU06	PU05	PU04	PU03	PU02	PU01	PU00		
	PU0n	Control of on-chip pull-up resistor connection $(n = 0 \text{ to } 6)$								
	0	Not conne	ected							
	1	1 Connected								
	-									

4.3.2 Port 1


Port 1 is a 2-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 1 includes the following alternate functions. www.DataSheet4U.com

Table 4-5. Alternate-Function Pins of Port 1

Pin	No.	Pin Name	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
GC	GF						
3	5	P10	ANO0	Output	Yes	-	C-UA
4	6	P11	ANO1	Output			C-UA


Note Software pull-up function

(1) Port 1 register (P1)



(2) Port 1 mode register (PM1)

Caution When used as the ANO0 and ANO1 pins, set PM1 = FFH all together.



(3) Pull-up resistor option register 1 (PU1)

After rese	et: 00H	R/W	Address: FF	FFFC42H						
_	7	6	5	4	3	2	1	0		
PU1	0	0	0	0	0	0	PU11	PU10		
[PU1n	Control of on-chip pull-up resistor connection $(n = 0, 1)$								
ſ	0	Not con	nected							
	1	Connected								

4.3.3 Port 3

Port 3 is a 10-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 3 includes the following alternate functions.

PULL^{Note} Pin No. Pin Name I/O Block Type Alternate Function Remark GC GF 25 27 P30 TXD0/TO02 Output Yes E00-U _ 26 P31 RXD0/INTP7/TO03 I/O E10-SUIHL 28 27 P32 ASCK0/ADTRG/TO01 I/O E10-SUL 29 28 30 P33 TI000/TO00/TIP00/ I/O G1010-SUL TOP00 G1010-SUL TI001/TO00/TIP01/ 29 31 P34 I/O TOP01 30 32 P35 TI010/TO01 I/O E10-SUL 31 33 P36 _ No N-ch open-drain output C-N _ 32 34 P37 _ _ C-N 35 37 P38 SDA0 I/O D2-SNFH 36 38 P39 SCL0 I/O D2-SNFH

Table 4-6. Alternate-Function Pins of Port 3

Note Software pull-up function

Caution P31 to P35, P38, and P39 have hysteresis characteristics when the alternate function is input, but not in the port mode.

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14) GF: 100-pin plastic QFP (14×20)

(1) Port 3 register (P3)

www.DataSheet4U.com

After res	After reset: 00H (output latch)			W Address: P3 FFFF406H, P3L FFFFF406H, P3H FFFFF407H							
P3 (P3H ^{Note})	15	14	13	12	11	10	9	8	1		
P3 (P3H***)	0	0	0	0	0	0	P39	P38			
	7	6	5	4	3	2	1	0			
(P3L)	P37	P36	P35	P34	P33	P32	P31	P30			
									1		
	P3n		Control of output data (in output mode) (n = 0 to 9)								
	0	0 is output									
	1	1 is output									
	Note When reading from or writing to bits 8 to 15 of the P3 register in 8-bit or 1-bit units, specify these bits as bits 0 to 7 of the P3H register.										

(2) Port 3 mode register (PM3)

Alter les	set: FFFFH	R/W	Address:	PM3 FFF PM3L FFI	FF426H, FFF426H, I	PM3H FFF	FF427H				
	15	14	13	12	11	10	9	8			
PM3 (PM3H ^{Note})	1	1	1	1	1	1	PM39	PM38			
	7	6	5	4	3	2	1	0			
(PM3L)	PM37	PM36	PM35	PM34	PM33	PM32	PM31	PM30			
	PM3n	Control of I/O mode (n = 0 to 9)									
	0	Output mode									
	1	1 Input mode									
Note Whe		g from or bits as bit	-				egister in	8-bit or 1			

(3) Port 3 mode control register (PMC3)

(4) Port 3 function register H (PF3H)

www.DataSheet4U.com

(5) Port 3 function control register (PFC3)

After res	set: 00H	R/W	Address: Ff	FFF466H					
	7	6	5	4	3	2	1	0	
PFC3	0	0	PFC35	PFC34	PFC33	PFC32	PFC31	PFC30	
Remar			specificati stion pins			ction pins	s, refer to	4.3.3 (7)	Specifying

(6) Port 3 function control expansion register (PFCE3)

After res	After reset: 00H		Address: Fl	FFFF706H					
	7	6	5	4	3	2	1	0	
PFCE3	0	0	0	PFCE34	PFCE33	0	0	0	
Remark For details of specification of alternate-function pins, refer to 4.3.3 (7) S alternate-function pins of port 3 .								Specifying	

(7) Specifying alternate-function pins of port 3

PFC35	Specification of Alternate-Function Pin of P35 Pin
0	TI010 input
1	TO01 output

PFCE34	PFC34	Specification of Alternate-Function Pin of P34 Pin
0	0	TI001 input
0	1	TO00 output
1	0	TIP01 input
1	1	TOP01 output

PFCE33	PFC33	Specification of Alternate-Function Pin of P33 Pin
0	0	TI000 input
0	1	TO00 output
1	0	TIP00 input
1	1	TOP00 output

PFC32	Specification of Alternate-Function Pin of P32 Pin						
0	ASCK0/ADTRG ^{Note 1} input						
1	TO01 output						

PFC31	Specification of Alternate-Function Pin of P31 Pin							
0	RXD0/INTP7 ^{Note 2} input							
1	TO03 output							

PFC30	Specification of Alternate-Function Pin of P30 Pin
0	TXD0 output
1	TO02 output

- **Notes 1.** The ASCK0 and ADTRG pins are alternate-function pins. When using the pin as the ASCK0 pin, disable the trigger input of the alternate-function ADTRG pin (clear the ADS.TRG bit to 0 or set the ADS.ADTMD bit to 1). When using the pin as the ADTRG pin, do not set the UART0 operation clock to external input (set the CKSR0.TPS03 to CKSR0.TPS00 bits to other than 1011).
 - The INTP7 and RXD0 pins are alternate-function pins. When using the pin as the RXD0 pin, disable edge detection of the alternate-function INTP7 pin (clear the INTF3.INTF31 and INTR3.INTR31 bits to 0). When using the pin as the INTP7 pin, stop the UART0 receive operation (clear the ASIM0.RXE0 bit to 0).

(8) Pull-up resistor option register 3 (PU3)

After res	et: 00H	R/W	/W Address: FFFFFC46H					
	7	6	5	4	3	2	1	0
PU3	0	0	PU35	PU34	PU33	PU32	PU31	PU30
	PU3n		Control of on-chip pull-up resistor connect					5)
	0	Not con	Not connected					
	- 1	Connect	od					

4.3.4 Port 4

Port 4 is a 3-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 4 includes the following alternate functions. www.DataSheet4U.com

Table 4-7. Alternate-Function Pins of Port 4


Pin	No.	Pin Name	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
GC	GF						
22	24	P40	SI00/RXD2	Input	Yes	-	E11-SULH
23	25	P41	SO00/TXD2	Output		N-ch open-drain output can	E00-UF
24	26	P42	SCK00	I/O		be selected.	D2-SUFL

Note Software pull-up function


Caution P40 and P42 have hysteresis characteristics when the alternate function is input, but not in the port mode.

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14) GF: 100-pin plastic QFP (14×20)

(1) Port 4 register (P4)



(2) Port 4 mode register (PM4)



(3) Port 4 mode control register (PMC4)

www.DataSheet4U.com

After res	set: 00H	R/W	Address: FF	FFF448H				
	7	6	5	4	3	2	1	0
PMC4	0	0	0	0	0	PMC42	PMC41	PMC40
	r	1						
	PMC42		Spe	cification o	f P42 pin	operation m	lode	
	0	I/O port						
	1	SCK00 I/	SCK00 I/O					
	PMC41		Specification of P41 pin operation mode					
	0	I/O port	O port					
	1	SO00 out	put/TXD2 o	utput				
	PMC40		Spe	cification o	f P40 pin	operation m	ode	
	0	I/O port						
	1	SI00 inpu	t/RXD2 inpu	ut				

(4) Port 4 function control register (PFC4)

After rea	set: 00H	R/W	Address: Fl	FFF468H						
	7	6	5	4	3	2	1	0		
PFC4	0	0	0	0	0	0	PFC41	PFC40		
	PFC41		Specification of alternate-function pin of P41 pin							
	0	SO00 out	O00 output							
	1	TXD2 out	tput							
	PFC40		Specifi	cation of alte	rnate-fund	ction pin o	f P40 pin			
	0	SI00 inpu	ıt							
	1	RXD2 inp	out							

(5) Port 4 function register (PF4)

(6) Pull-up resistor option register 4 (PU4)

After re	eset: 00H	R/W	Address: FF	FFFC48H				
	7	6	5	4	3	2	1	0
PU4	0	0	0	0	0	PU42	PU41	PU40
	PU4n		Control of o	n-chip pull-u	p resisto	r connectior	n (n = 0 to 2	2)
	0	Not con	lot connected					
	1	Connected						

4.3.5 Port 5

Port 5 is a 6-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 5 includes the following alternate functions. www.DataSheet4U.com

Pin	No.	Pin Name	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
GC	GF						
37	39	P50	TI011/RTP00/KR0	I/O	Yes	-	E10-SULT
38	40	P51	TI50/RTP01/KR1	I/O			E10-SULT
39	41	P52	TO50/RTP02/KR2	I/O			E00-SUT
40	42	P53	SIA0/RTP03/KR3	I/O			E10-SULT
41	43	P54	SOA0/RTP04/KR4	I/O]	N-ch open-drain output can	E00-SUFT
42	44	P55	SCKA0/RTP05/KR5	I/O		be selected.	E20-SUFLT

Table 4-8. Alternate-Function Pins of Port 5

Note Software pull-up function

Remark GC: 100-pin plastic LQFP (fine pitch) (14 \times 14)

GF: 100-pin plastic QFP (14×20)

(1) Port 5 register (P5)

After res	_. et: 00H (c	output latch)	R/W	Address:	: FFFFF40A	٩H		
	7	6	5	4	3	2	1	0
P5	0	0	P55	P54	P53	P52	P51	P50
	P5n		Control of	of output da	ιta (in outpι	ut mode) (r	ı = 0 to 5)	
	0	0 is output						
	1	1 is output						

(2) Port 5 mode register (PM5)

After rese	et: FFH	R/W	Address: FI	FFFF42AH				
_	7	6	5	4	3	2	1	0
PM5	1	1	PM55	PM54	PM53	PM52	PM51	PM50
[PM5n		Control of I/O mode ($n = 0$ to 5)					
ſ	0	Output m	node					
	1	Input mo	de					

After re	set: 00H	R/W	Address: FI	FFF44AH							
	7	6	5	4	3	2	1	0			
PMC5	0	0	PMC55	PMC54	PMC53	PMC52	PMC51	PMC50			
	r	1									
	PMC55			ecification o	of P55 pin c	peration m	node				
	0		KR5 input								
	1	SCKA0 I	/O/RTP05 o	utput							
	PMC54		Spe	ecification o	of P54 pin c	peration m	node				
	0	I/O port/I	KR4 input								
	1	SOA0 ou	SOA0 output/RTP04 output								
	PMC53		Specification of P53 pin operation mode								
	0	I/O port/I	KR3 input								
	1	SIA0 inp	ut/RTP03 oเ	utput							
	PMC52		Spe	ecification o	of P52 pin c	peration m	node				
	0	I/O port/I	KR2 input								
	1	TO50 ou	tput/RTP02	output							
	PMC51		Spe	ecification o	of P51 pin c	peration m	ode				
	0	I/O port/I	KR1 input								
	1	TI50 inpu	ut/RTP01 ou	itput							
	PMC50		Spe	ecification o	of P50 pin c	peration m	node				
	0	I/O port/I	KR0 input								
	1	TI011 in	out/RTP00 c	output							

(3) Port 5 mode control register (PMC5)

www.DataSheet4U.com

(4) Port 5 function register 5 (PF5)


After res	et: 00H	R/W	Address: FF	FFFC6AH							
	7	6	5	4	3	2	1	0	_		
PF5	0	0	PF55	PF54	0	0	0	0			
									-		
	PF5n		Control of normal output/N-ch open-drain output (n = 4, 5)								
	0	Normal output									
	1	N-ch open-drain output									
Cautions 1	-		6 0 to 3, 6, 54 and P5			•					

(5) Port 5 function control register (PFC5)

www.DataSheet4U.com

After re	set: 00H	R/W	Address: Fl	FFF46AH							
	7	6	5	4	3	2	1	0			
PFC5	0	0	PFC55	PFC54	PFC53	PFC52	PFC51	PFC50			
	•										
	PFC55		Specific	cation of all	ternate-fun	ction pin of	P55 pin				
	0	SCKA0 I/									
	1	RTP05 ou									
			arb ar								
	PFC54		Specific	cation of all	ternate-fun	ction pin of	P54 pin				
	0	SOA0 out	SOA0 output								
	1	RTP04 ou	RTP04 output								
		1									
	PFC53			cation of all	ternate-fun	ction pin of	P53 pin				
	0	SIA0 inpu									
	1	RTP03 ot	utput								
	PFC52		Specific	cation of all	ternate-fun	ction pin of	P52 pin				
	0	TO50 out	put								
	1	RTP02 ou	utput								
	PFC51		Specification of alternate-function pin of P51 pin								
	0	TI50 inpu	t								
	1	RTP01 ou	utput								
	PFC50		Snecifi	cation of all	ternate-fun	ction nin of	P50 nin				
	0	TI011 inp									
	1	RTP00 ou									
			n par								

(6) Pull-up resistor option register 5 (PU5)



4.3.6 Port 7

Port 7 is an 8-bit input-only port for which all the pins are fixed to input. Port 7 includes the following alternate functions.

PULL^{Note} Pin No. Pin Name Alternate Function I/O Block Type Remark GC GF ANI0 100 2 P70 Input No _ A-A 99 P71 ANI1 Input A-A 1 P72 ANI2 98 100 A-A Input 99 P73 ANI3 97 Input A-A 96 98 P74 ANI4 Input A-A 95 97 P75 ANI5 Input A-A ANI6 94 96 P76 Input A-A 93 95 P77 ANI7 Input A-A

Table 4-9. Alternate-Function Pins of Port 7

Note Software pull-up function

(1) Port 7 register (P7)

After res	et: Undefi	ned R	Address	: FFFFF40	EH			
	7	6	5	4	3	2	1	0
P7	P77	P76	P75	P74	P73	P72	P71	P70
	P7n			Input da	ta read (n :	= 0 to 7)		
	0	Input low I	evel					
	1	Input high	level					

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14) GF: 100-pin plastic QFP (14×20)

4.3.7 Port 9

Port 9 is a 16-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 9 includes the following alternate functions. www.DataSheet4U.com

Pin	No.	Pin Name	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
GC	GF						
43	45	P90	A0/TXD1/KR6	I/O	Yes	-	E00-SUTZ
44	46	P91	A1/RXD1/KR7	I/O			E01-SUHTZ
45	47	P92	A2/TI020/TO02	I/O			E00-SUTZ
46	48	P93	A3/TI021	I/O			E01-SULZ
47	49	P94	A4/TI030/TO03	I/O			E00-SUTZ
48	50	P95	A5/TI031	I/O			E01-SULZ
49	51	P96	A6/TI51/TO51	I/O			E00-SUTZ
50	52	P97	A7/SI01	I/O			E01-SUHTZ
51	53	P98	A8/SO01	Output		N-ch open-drain output can	E00-UFZ
52	54	P99	A9/SCK01	I/O		be specified.	E02-SUFLZ
53	55	P910	A10/SIA1	I/O		_	E01-SULZ
54	56	P911	A11/SOA1	Output		N-ch open-drain output can	E00-UFZ
55	57	P912	A12/SCKA1	I/O		be specified.	E02-SUFLZ
56	58	P913	A13/INTP4	I/O		Analog noise elimination	E01-SUILZ
57	59	P914	A14/INTP5	I/O			E01-SUILZ
58	60	P915	A15/INTP6	I/O			E01-SUILZ

Table 4-10. Alternate-Function Pins of Port 9

Note Software pull-up function

Caution P93, P95, P97, P99, P910, and P912 to P915 have hysteresis characteristics when the alternate function is input, but not in the port mode.

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14) GF: 100-pin plastic QFP (14×20)

(1) Port 9 register (P9)

After res	7 6 (P9L) P97 P96 P9n 0 0 is outp			put latch) R/W Address: P9 FFFF412H, P9L FFFFF412H, P9H FFFFF413H								
	15	14	13	12	11	10	9	8	_			
P9 (P9H ^{Note})	P915	P914	P913	P912	P911	P910	P99	P98				
	7	6	5	4	3	2	1	0	-			
(P9L)	P97	P96	P95	P94	P93	P92	P91	P90				
	_	0 is output	Control of output data (in output mode) (n = 0 to 15) 0 is output									
	1	1 is output	t									
		ing from c e bits as b	-				egister in	8-bit or	1-bit units,			
Remark	Howeve the P9H		e higher Ind as the	8 bits and P9L regi	d the lowe	er 8 bits o		-	re used as be read or			

(2) Port 9 mode register (PM9)

After rea	set: FFFFH	R/W	Address:	PM9 FFF PM9L FFI	,	PM9H FFF	FF433H				
	15	14	13	12	11	10	9	8			
PM9 (PM9H ^{Note})	PM915	PM914	PM913	PM912	PM911	PM910	PM99	PM98			
	7	6	5	4	3	2	1	0			
(PM9L)	PM97	PM96	PM95	PM94	PM93	PM92	PM91	PM90			
	PM9n	Control of I/O mode (n = 0 to 15)									
	0	Output mode									
	1	Input mode									
spe Remark	cify these The PM9 However, the PM9⊢	bits as bit register ca when the	s 0 to 7 of an be read higher 8 and as the	the PM9 d or writte bits and t	H register n in 16-bit ne lower 8	t units. 3 bits of th	ne PM9 re	8-bit or 1-b egister are t ster can be	used as		

(3) Port 9 mode control register (PMC9)

Caution When using port 9 as the A0 to A15 pins, set the PMC9 register to FFFFH in 16-bit units.

			10	10		10				
PMC9 (PMC9H ^{Note})	15 PMC915	14 PMC914	13 PMC913	12 PMC912	11 PMC911	10 PMC910	9 PMC99	8 PMC08		
	PMC915	PMC914	PMC913	PMC912	PMC911	PNIC910	PMC99	PMC98		
	7	6	5	4	3	2	1	0		
(PMC9L)	PMC97	PMC96	PMC95	PMC94	PMC93	PMC92	PMC91	PMC90		
	PMC915		Spec	cification of	P915 pin d	operation r	node			
	0	I/O port								
	1	A15 outpu	t/INTP6 inp	out						
	PMC914		Spe	cification of	P914 pin 0	operation n	node			
	0	I/O port	-1		- 1					
	1	A14 outpu	t/INTP5 inp	out						
	PMC913		Spe	cification of	P913 pin o	operation n	node			
	0	I/O port				-				
	1	A13 outpu	t/INTP4 inp	out						
	PMC912		Spe	cification of	P912 pin o	operation n	node			
	0	I/O port								
	1	A12 outpu	t/SCKA1 I/	0						
	PMC911		Spe	cification of	P911 pin o	operation n	node			
	0	I/O port								
	1	A11 outpu	t/SOA1 ou	tput						
	PMC910		Spe	cification of	P910 pin	operation n	node			
	0	I/O port								
	1	A10 output/SIA1 input								
	PMC99		Spe	cification o	f P99 pin c	peration m	ode			
	0	I/O port								
	1	A9 output/	SCK01 I/O							
	PMC98		Spe	ecification c	of P98 pin c	peration m	iode			
	0	I/O port	0001							
	1	A8 output/	SO01 outp	out						
	n reading						ister in 8-	bit or 1-bit ur		

(2/2)

www.DataShe	
	ATALL COM

PMC97	Specification of P97 pin operation mode
0	I/O port
1	A7 output/SI01 input
PMC96	Specification of P96 pin operation mode
0	I/O port/TI51 input
1	A6 output/TO51 output
PMC95	Specification of P95 pin operation mode
0	I/O port
1	A5 output/TI031 input
PMC94	Specification of P94 pin operation mode
0	I/O port/TI030 input
1	A4 output/TO03 output
PMC93	Specification of P93 pin operation mode
0	I/O port
1	A3 output/TI021 input
PMC92	Specification of P92 pin operation mode
0	I/O port/TI020 input
1	A2 output/TO02 output
PMC91	Specification of P91 pin operation mode
0	I/O port/KR7 input
1	A1 output/RXD1 input
PMC90	Specification of P90 pin operation mode
0	I/O port/KR6 input
1	A0 output/TXD1 output

(4) Port 9 function register H (PF9H)

www.DataSheet4U.com

	reset: 00H	R/W	Address: Fl	FFFC73H						
	7	6	5	4	3	2	1	0		
PF9H	0	0	0	PF912	PF911	0	PF99	PF98		
	PF9n	Control of normal output/N-ch open-drain output (n = 0, 1, 3, 4)								
	0	Normal o	utput							
	1	N-ch ope	n-drain outp	out						
Сац	func	tion pins, sure to se	set in the	e followin	g sequen	ce.	•		ut alternate 1 open-drai	
	P9n	bit = 1 \rightarrow	PFC9n bi	$t = 0/1 \rightarrow$	PF9n bit	$= 1 \rightarrow PN$	IC9n bit =	= 1		

(5) Port 9 function control register (PFC9)

Caution When using port 9 as the A0 to A15 pins, set the PFC9 register to 0000H in 16-bit units.

After res	set: 0000H	R/W	Address:	PFC9 FFF					
				PFC9L FF	FFF472H,	PFC9H FF	FFF473H		
	15	14	13	12	11	10	9	8	
PFC9 (PFC9H ^{Note})	PFC915	PFC914	PFC913	PFC912	PFC911	PFC910	PFC99	PFC98	
	7	6	5	4	3	2	1	0	
(PFC9L)	PFC97	PFC96	PFC95	PFC94	PFC93	PFC92	PFC91	PFC90	
	PFC915		Specific	ation of alt	ernate-fund	tion pin of	P915 pin		
	0	A15 outpu	-						
	1	INTP6 inp	ut						
	PFC914		Specific	ation of alt	ernate-fund	tion pin of	P914 pin		
	0	A14 outpu	-			nen pin ei	p		
	1	INTP5 inp							
	PFC913		Specific	ation of alt	ernate-fund	tion pin of	P913 nin		
	0	A13 outpu							
	1	INTP4 inp							
	PFC912		Specific	ation of alt	ernate-fund	tion pin of	P912 nin		
	0	A12 outp	-				r o iz piri		
	1	SCKA1 I/C							
	PFC911		Specific	ation of alt	ornato fun	tion pin of	D011 nin		
	0	A11 outpu	-		emate-func		i əri pili		
	1	SOA1 out							
	PFC910			ation of alt	ornata funa	tion nin of	D010 nin		
	0	A10 outpu	-	alion of all	ernate-luno	tion pin of	raio hin		
	1	SIA1 input							
		•		ation of all	have at a firm	ation nin of	D00 min		
	PFC99 0	A9 output		ation of all	iernate-tun	ction pin of	гээ ріп		
	1	SCK01 I/C							
	PFC98		Specific	ation of all	ternate-fun	ction pin of	P98 pin		
	0	A8 output	t						
	1	SO01 outp	JUL						

Remark The PFC9 register can be read or written in 16-bit units.

However, when the higher 8 bits and the lower 8 bits of the PFC9 register are used as the PFC9H register and as the PFC9L register, respectively, these registers can be read or written in 8-bit or 1-bit units.

PFC97		Specification of alternate-function pin of P97 pin
0	A7 output	
1	SI01 input	
PFC96		Specification of alternate-function pin of P96 pin
0	A6 output	
1	TO51 output	
PFC95		Specification of alternate-function pin of P95 pin
0	A5 output	
1	TI031 input	
PFC94		Specification of alternate-function pin of P94 pin
0	A4 output	
1	TO03 output	
PFC93		Specification of alternate-function pin of P93 pin
0	A3 output	
1	TI021 input	
PFC92		Specification of alternate-function pin of P92 pin
0	A2 output	
1	TO02 output	
PFC91		Specification of alternate-function pin of P91 pin
0	A1 output	
1	RXD1 input	
PFC90		Specification of alternate-function pin of P90 pin
0	A0 output	
1	TXD1 output	

(6) Pull-up resistor option register 9 (PU9)

After res	et: 0000H	R/W	Address:	PU9 FFFF	FC52H,				
				PU9L FFF	FFC52H, F	PU9H FFFF	FC53H		
	15	14	13	12	11	10	9	8	
PU9 (PU9H ^{Note})	PU915	PU914	PU913	PU912	PU911	PU910	PU99	PU98	
	7	6	5	4	3	2	1	0	
(PU9L)	PU97	PU96	PU95	PU94	PU93	PU92	PU91	PU90	
	PU9n	С	ontrol of or	n-chip pull-ı	up resistor	connection	i (n = 0 to 1	15)	
	0	Not conne	ected						
	1	Connecte	d						
Remark	cify these The PU9 However, the PU9H	bits as bit register ca when the	s 0 to 7 of an be read higher 8 and as the	f the PU9I d or written bits and t PU9L ree	H register n in 16-bit he lower a	units. 8 bits of tl	he PU9 re	8-bit or 1- egister are gisters car	used as

4.3.8 Port CM

Port CM is a 4-bit I/O port for which I/O settings can be controlled in 1-bit units. Port CM includes the following alternate functions. www.DataSheet4U.com

Table 4-11. Alternate-Function Pins of Port CM

Pin	No.	Pin Name	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
GC	GF						
61	63	PCM0	WAIT	Input	Yes	-	D1-UH
62	64	PCM1	CLKOUT	Output			D0-U
63	65	PCM2	HLDAK	Output			D0-U
64	66	PCM3	HLDRQ	Input			D1-UH

Note Software pull-up function

(1) Port CM register (PCM)

After res	set: 00H (o	utput latch)	R/W	Address	: FFFFF00	СН			
	7	6	5	4	3	2	1	0	
PCM	0	0	0	0	PCM3	PCM2	PCM1	PCM0	
	PCMn		Control of output data (in output mode) $(n = 0 \text{ to } 3)$						
	0	0 is output							
	1	1 is output							

(2) Port CM mode register (PMCM)

After res	set: FFH	R/W	Address: F	FFFF02CH						
	7	6	5	4	3	2	1	0		
PMCM	1	1	1	1	PMCM3	PMCM2	PMCM1	PMCM0		
	PMCMn		Control of I/O mode (n = 0 to 3)							
	0	Output m	ode							
	1	Input mod	de							

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14) GF: 100-pin plastic QFP (14×20)

After re	set: 00H	R/W	Address: FF	FFF04CH	ł								
	7	6	5	4	3	2	1	0					
PMCCM	0	0	0	0	РМССМЗ	PMCCM2	PMCCM1	PMCCM0					
	РМССМЗ		Spec	ification o	f PCM3 pin	operation	mode						
	0	I/O port	O port										
	1	HLDRQ ir	HLDRQ input										
	PMCCM2	Specification of PCM2 pin operation mode											
	0	I/O port	I/O port										
	1	HLDAK o	utput										
	PMCCM1	Specification of PCM1 pin operation mode											
	0	I/O port	I/O port										
	1	CLKOUT output											
	PMCCM0		Spec	ification o	f PCM0 pin	operation	mode						
	0	I/O port											
	1	WAIT inpu	ut										

(3) Port CM mode control register (PMCCM)

(4) Pull-up resistor option register CM (PUCM)

After res	et: 00H	R/W	Address: FF	FFFF4CH				
	7	6	5	4	3	2	1	0
PUCM	0	0	0	0	PUCM3	PUCM2	PUCM1	PUCM0
	PUCMn		Control of o	n-chip pull-	up resistor	connectior	n (n = 0 to 3	3)
	0	Not conn	ected					
	1	Connecte	ed					

4.3.9 Port CS

Port CS is a 2-bit I/O port for which I/O settings can be controlled in 1-bit units. Port CS includes the following alternate functions. www.DataSheet4U.com

Table 4-12. Alternate-Function Pins of Port CS

Pin	No.	Pin Name	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
GC	GF						
59	61	PCS0	CSO	Output	Yes	-	D0-UZ
60	62	PCS1	CS1	Output			D0-UZ

Note Software pull-up function

(1) Port CS register (PCS)

After res	set: 00H (o	utput latch)	R/W	Address	: FFFFF008	Н		
	7	6	5	4	3	2	1	0
PCS	0	0	0	0	0	0	PCS1	PCS0
	PCSn		Control of	of output da	ita (in output	t mode) (I	n = 0, 1)	
	0	0 is output						
	1	1 is output						

(2) Port CS mode register (PMCS)

After res	et: FFH	R/W	Address: Fl	FFFF028H				
	7	6	5	4	3	2	1	0
PMCS	0	0	0	0	0	0	PMCS1	PMCS0
	PMCSn			Control of I/	O mode (r	n = 0, 1)		
	0	Output m	node					
	1	Input mo	de					

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14) GF: 100-pin plastic QFP (14×20)

(3) Port CS mode control register (PMCCS)

www.DataSheet4U.com

After res	set: 00H	R/W	Address: Fl	FFFF048H				
	7	6	5	4	3	2	1	0
PMCCS	0	0	0	0	0	0	PMCCS1	PMCCS0
	PMCCSn		Specificat	ion of PCSn	pin opera	ation mod	e (n = 0, 1)	
	0	I/O port						
	1	CSn out	out					

(4) Pull-up resistor option register CS (PUCS)

After reset	: 00H F	R/W Add	dress: FFF	FF48H				
	7	6	5	4	3	2	1	0
PUCS	0	0	0	0	0	0	PUCS1	PUCS0
	PUCSn	C	Control of o	n-chip pull	up resistor	connectio	on (n = 0, 1)	
	0	Not conne	cted					
	1	Connected	b					

4.3.10 Port CT

Port CT is a 4-bit I/O port for which I/O settings can be controlled in 1-bit units. Port CT includes the following alternate functions. www.DataSheet4U.com

Table 4-13. Alternate-Function Pins of Port CT

Pin	No.	Pin Name	Pin Name Alternate Function		PULL ^{Note}	Remark	Block Type
GC	GF						
65	67	PCT0	WR0	Output	Yes	-	D0-UZ
66	68	PCT1	WR1	Output			D0-UZ
67	69	PCT4	RD	Output			D0-UZ
68	70	PCT6	ASTB	Output			D0-UZ

Note Software pull-up function

(1) Port CT register (PCT)

After res	set: 00H (o	utput latch)	R/W	Address:	FFFFF00/	٩H		
	7	6	5	4	3	2	1	0
PCT	0	PCT6	0	PCT4	0	0	PCT1	PCT0
	PCTn	(Control of	output data	a (in output	mode) (n	= 0, 1, 4, 6)	
	0	0 is output						
	1	1 is output						

(2) Port CT mode register (PMCT)

After res	et: FFH	R/W A	ddress: F	FFFF02AH				
	7	6	5	4	3	2	1	0
PMCT	0	PMCT6	0	PMCT4	0	0	PMCT1	PMCT0
	PMCTn			Control of I/0	O mode (n	= 0, 1, 4,	6)	
	0	Output mo	de					
	1	Input mode	e					

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14) GF: 100-pin plastic QFP (14×20)

After re	set: 00H	R/W Ad	dress: F	FFFF04AH				
	7	6	5	4	3	2	1	0
PMCCT	0	PMCCT6	0	PMCCT4	0	0	PMCCT1	PMCCT0
	D MOOTO				DOTO :			
	PMCCT6		Spe	ecification of	PC16 pin	operation	mode	
	0	I/O port						
	1	ASTB outpu	ıt					
	PMCCT4		Spe	ecification of	PCT4 pin	operatior	n mode	
	0	I/O port						
	1	RD output						
	PMCCT1		Spe	ecification of	PCT1 pin	operatior	n mode	
	0	I/O port						
	1	WR1 output						
	PMCCT0		Sp	ecification of	PCT0 pin	operation	n mode	
	0	I/O port						
	1	WR0 output						

(3) Port CT mode control register (PMCCT)

(4) Pull-up resistor option register CT (PUCT)

After res	set: 00H	R/W A	ddress: F	FFFFF4AH				
	7	6	5	4	3	2	1	0
PUCT	0	PUCT6	0	PUCT4	0	0	PUCT1	PUCT0
	PUCTn	Co	ntrol of or	n-chip pull-up	resistor o	connection	(n = 0, 1, 4	, 6)
	0	Not conne	cted					
	1	Connected	ł					

4.3.11 Port DH

Port DH is a 6-bit I/O port for which I/O settings can be controlled in 1-bit units. Port DH includes the following alternate functions. www.DataSheet4U.com

Pin	No.	Pin Name Alternate Function		I/O	PULL ^{Note}	Remark	Block Type
GC	GF						
87	89	PDH0	A16	Output	Yes	-	D0-UZ
88	90	PDH1	A17	Output			D0-UZ
89	91	PDH2	A18	Output			D0-UZ
90	92	PDH3	A19	Output			D0-UZ
91	93	PDH4	A20	Output			D0-UZ
92	94	PDH5	A21	Output			D0-UZ

Table 4-14. Alternate-Function Pins of Port DH

Note Software pull-up function

Remark GC: 100-pin plastic LQFP (fine pitch) (14 \times 14)

GF: 100-pin plastic QFP (14×20)

(1) Port DH register (PDH)


After res			R/W	Address:	FFFF006	SН		
	7	6	5	4	3	2	1	0
PDH	0	0	PDH5	PDH4	PDH3	PDH2	PDH1	PDH0
		-						
	PDHn		Control of	output data	a (in output	mode) (n	= 0 to 5)	
	0	0 is output	t					
	1	1 is output	t					

(2) Port DH mode register (PMDH)

After res	et: FFH	R/W	Address: Fl	FFFF026H				
	7	6	5	4	3	2	1	0
PMDH	1	1	PMDH5	PMDH4	PMDH3	PMDH2	PMDH1	PMDH0
	PMDHn			Control of I	/O mode (r	n = 0 to 5)		
	0	Output m	iode					
	1	Input mo	de					

(3) Port DH mode control register (PMCDH)

www.DataSheet4U.com



(4) Pull-up resistor option register DH (PUDH)

After rese	et: 00H	R/W	Address: FFI	FFF46H					
	7	6	5	4	3	2	1	0	
PUDH	0	0	PUDH5	PUDH4	PUDH3	PUDH2	PUDH1	PUDH0	
	PUDHn		Control of on-chip pull-up resistor connection (n = 0 to 5)						
	0	Not con	Not connected						
	1	Connec	connected						

4.3.12 Port DL

Port DL is a 16-bit I/O port for which I/O settings can be controlled in 1-bit units. Port DL includes the following alternate functions. www.DataSheet4U.com

Pin	No.	Pin Name	Alternate Function	I/O	PULL ^{Note}	Remark	Block Type
GC	GF						
71	73	PDL0	AD0	I/O	Yes	-	D2-ULZ
72	74	PDL1	AD1	I/O			D2-ULZ
73	75	PDL2	AD2	I/O			D2-ULZ
74	76	PDL3	AD3	I/O			D2-ULZ
75	77	PDL4	AD4	I/O			D2-ULZ
76	78	PDL5	AD5	I/O			D2-ULZ
77	79	PDL6	AD6	I/O			D2-ULZ
78	80	PDL7	AD7	I/O			D2-ULZ
79	81	PDL8	AD8	I/O			D2-ULZ
80	82	PDL9	AD9	I/O			D2-ULZ
81	83	PDL10	AD10	I/O			D2-ULZ
82	84	PDL11	AD11	I/O			D2-ULZ
83	85	PDL12	AD12	I/O			D2-ULZ
84	86	PDL13	AD13	I/O			D2-ULZ
85	87	PDL14	AD14	I/O			D2-ULZ
86	88	PDL15	AD15	I/O			D2-ULZ

Table 4-15. Alternate-Function Pins of Port DL

Note Software pull-up function

Remark GC: 100-pin plastic LQFP (fine pitch) (14×14)

GF: 100-pin plastic QFP (14×20)

(1) Port DL register (PDL)

Г

I

www.DataSheet4U.com

After rea	After reset: 00H (output latch)					FF004H, FFF004H,∣	PDLH FFFI	FF005H			
	15	14	13	12	11	10	9	8			
PDL (PDLH ^{Note})	PDL15	PDL14	PDL13	PDL12	PDL11	PDL10	PDL9	PDL8			
	7	6	5	4	3	2	1	0			
(PDLL)	PDL7	PDL6	PDL5	PDL4	PDL3	PDL2	PDL1	PDL0			
									L		
	PDLn	Control of output data (in output mode) (n = 0 to 15)									
	0	0 0 is output									
	1	1 1 is output									
	Note When reading from or writing to bits 8 to 15 of the PDL register in 8-bit or 1-bit specify these bits as bits 0 to 7 of the PDLH register.										
	However, the PDLH	register ca when the register a in 8-bit or	higher 8 and as the	bits and t PDLL reg	he lower	8 bits of tl		-			

(2) Port DL mode register (PMDL)

After res	After reset: FFFFH				FFF024H, FFFF024H	, PMDLH F	FFFF025F	ł			
	15	14	13	12	11	10	9	8	-		
PMDL (PMDLH ^{Note})	PMDL15	PMDL14	PMDL13	PMDL12	PMDL11	PMDL10	PMDL9	PMDL8			
_	7	6	5	4	3	2	1	0	_		
(PMDLL)	PMDL7	PMDL6	PMDL5	PMDL4	PMDL3	PMDL2	PMDL1	PMDL0			
	PMDLn			Control of I/O mode (n = 0 to 15)							
	0	Output mode									
	1	1 Input mode									
Remark Th Ho as	y these bi ne PMDL owever, w the PMD	its as bits register ca /hen the h	0 to 7 of t an be read higher 8 b ter and as	he PMDLI d or writte its and th s the PMD	H register n in 16-bit e lower 8	units. bits of th	e PMDL i	register a	re used		

(3) Port DL mode control register (PMCDL)

After r	eset: 0000H	R/W	Address:	PMCDL FI PMCDLL F	FFFF044H, FFFFF044H		I FFFF04	5H		
	15	14	13	12	11	10	9	8		
PMCDL (PMCDLH ^{Note})	PMCDL15	PMCDL14	PMCDL13	PMCDL12	PMCDL11	PMCDL10	PMCDL9	PMCDL8		
	7	6	5	4	3	2	1	0		
(PMCDLL)	PMCDL7	PMCDL6	PMCDL5	PMCDL4	PMCDL3	PMCDL2	PMCDL1	PMCDL0		
	PMCDLn Specification of PDLn pin operation mode (n = 0 to 15)									
	0	I/O port								
	1	ADn I/O (a	address/da	ta bus I/O)						
speci Caution W	fy these bits	s as bits 0 fying the	to 7 of the	e PMCDL	H register			it or 1-bit units		
H		ien the hig DLH regis	gher 8 bits ter and a	s and the s the PM	lower 8 bi CDLL reg	ts of the F		gister are used these registers		

(4) Pull-up resistor option register DL (PUDL)

г

After res	set: 0000H	R/W	Address:	PUDL FFF PUDLL FF		PUDLH FI	FFFF45H			
	15	14	13	12	11	10	9	8	_	
PUDL (PUDLH ^{Note})	PUDL15	PUDL14	PUDL13	PUDL12	PUDL11	PUDL10	PUDL9	PUDL8		
	7	6	5	4	3	2	1	0	_	
(PUDLL)	PUDL7	PUDL6	PUDL5	PUDL4	PUDL3	PUDL2	PUDL1	PUDL0		
	PUDLn 0									
	1	Connecte	d						ĺ	
Note When speci	n reading fy these b		-			-	ister in 8·	-bit or 1-b	it units,	
H	he PUDL lowever, v s the PUI e read or	when the DLH regis	higher 8 b ter and as	oits and th s the PUE	ne lower 8	8 bits of th		-		

4.4 Block Diagrams

Figure 4-2. Block Diagram of Type A-A





Figure 4-3. Block Diagram of Type C-N







Figure 4-4. Block Diagram of Type C-UA

www.DataSheet4U.com



www.DataSheet4U.com







Figure 4-6. Block Diagram of Type D0-UZ

www.DataSheet4U.com










Figure 4-8. Block Diagram of Type D1-UH

www.DataSheet4U.com

















Figure 4-11. Block Diagram of Type D2-ULZ

www.DataSheet4U.com












Figure 4-14. Block Diagram of Type E00-SUTZ







Figure 4-15. Block Diagram of Type E00-U













Figure 4-18. Block Diagram of Type E01-SUHTZ





Remark Output buffer off signal: Signal that is asserted in the IDLE or STOP mode, or when the bus is held.






Figure 4-20. Block Diagram of Type E01-SULZ






www.DataSheet4U.com












Figure 4-24. Block Diagram of Type E10-SULT




Figure 4-25. Block Diagram of Type E11-SULH







Figure 4-26. Block Diagram of Type E20-SUFLT





4.5 Port Register Setting When Alternate Function Is Used

www.DataSheet4U.com

Table 4-16 shows the port register settings when each port is used for an alternate function. When using a port pin as an alternate-function pin, refer to description of each pin.

Pin Name	Alternate	e Function	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCEnx Bit of	PFCnx Bit of PFCn	Other Bits (Registers)
	Function Name	I/O			PMCn Register	PFCEn Register	Register	
P00	ТОН0	Output	P00 = Setting not required	PM00 = Setting not required	PMC00 = 1	-	_	-
P01	TOH1	Output	P01 = Setting not required	PM01 = Setting not required	PMC01 = 1	-	_	-
P02	NMI	Input	P02 = Setting not required	PM02 = Setting not required	PMC02 = 1	-	-	-
P03	INTP0	Input	P03 = Setting not required	PM03 = Setting not required	PMC03 = 1	-	PFC03 = 0	-
P04	INTP1	Input	P04 = Setting not required	PM04 = Setting not required	PMC04 = 1	-	_	-
P05	INTP2	Input	P05 = Setting not required	PM05 = Setting not required	PMC05 = 1	-	-	-
P06	INTP3	Input	P06 = Setting not required	PM06 = Setting not required	PMC06 = 1	-	-	-
P10	ANO0	Output	P10 = Setting not required	PM1 register = FFH ^{Note 1}	-	-	-	-
P11	ANO1	Output	P11 = Setting not required	PM1 register = FFH ^{Note 1}	-	-	-	-
P30	TXD0	Output	P30 = Setting not required	PM30 = Setting not required	PMC30 = 1	-	PFC30 = 0	-
	TO02	Output	P30 = Setting not required	PM30 = Setting not required	PMC30 = 1	-	PFC30 = 1	-
P31	RXD0	Input	P31 = Setting not required	PM31 = Setting not required	PMC31 = 1	-	Note 2 , PFC31 = 0	-
	INTP7	Input	P31 = Setting not required	PM31 = Setting not required	PMC31 = 1	-	Note 2 , PFC31 = 0	-
	ТО03	Output	P31 = Setting not required	PM31 = Setting not required	PMC31 = 1	_	PFC31 = 1	-
P32	ASCK0	Input	P32 = Setting not required	PM32 = Setting not required	PMC32 = 1	_	Note 3 , PFC32 = 0	-
	ADTRG	Input	P32 = Setting not required	PM32 = Setting not required	PMC32 = 1	_	Note 3 , PFC32 = 0	_
	TO01	Output	P32 = Setting not required	PM32 = Setting not required	PMC32 = 1	-	PFC32 = 1	-

Table 4-16. Settings When Port Pins Are Used for Alternate Functions (1/6)

Notes 1. When using the P10 and P11 pins as an alternate function (ANO0 and ANO1 pins), set the PM1 register to FFH.

2. The INTP7 and RXD0 pins are alternate-function pins. When using the pin as the RXD0 pin, disable edge detection of the alternate-function INTP7 pin (clear the INTF3.INTF31 and INTR3.INTR31 bits to 0). When using the pin as the INTP7 pin, stop the UART0 receive operation (clear the ASIM0.RXE0 bit to 0).

3. The ASCK0 and ADTRG pins are alternate-function pins. When using the pin as the ASCK0 pin, disable the trigger input of the alternate-function ADTRG pin (clear the ADS.TRG bit to 0 or set the ADS.ADTMD bit to 1). When using the pin as the ADTRG pin, do not set the UART0 operation clock to external input (set the CKSR0.TPS03 to CKSR0.TPS00 bits to other than 1011).

Pin Name	Alternate	e Function	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCEnx Bit of	PFCnx Bit of	Other Bits (Registers)
	Function Name	I/O			PMCn Register	PFCEn Register	PFCn Register	
P33	TI000	Input	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	PFCE33 = 0	PFC33 = 0	_
	то00	Output	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	PFCE33 = 0	PFC33 = 1	_
	TIP00	Input	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	PFCE33 = 1	PFC33 = 0	-
	TOP00	Output	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	PFCE33 = 1	PFC33 = 1	-
P34	TI001	Input	P34 = Setting not required	PM34 = Setting not required	PMC34 = 1	PFCE34 = 0	PFC34 = 0	-
	ТО00	Output	P34 = Setting not required	PM34 = Setting not required	PMC34 = 1	PFCE34 = 0	PFC34 = 1	-
	TIP10	Input	P34 = Setting not required	PM34 = Setting not required	PMC34 = 1	PFCE34 = 1	PFC34 = 0	-
	TOP10	Output	P34 = Setting not required	PM34 = Setting not required	PMC34 = 1	PFCE34 = 1	PFC34 = 1	-
P35	TI010	Input	P35 = Setting not required	PM35 = Setting not required	PMC35 = 1	-	PFC35 = 0	_
	TO01	Output	P35 = Setting not required	PM35 = Setting not required	PMC35 = 1	-	PFC35 = 1	_
P38	SDA0	I/O	P38 = Setting not required	PM38 = Setting not required	PMC38 = 1	-	_	PF38 (PF3H) = 1
P39	SCL0	I/O	P39 = Setting not required	PM39 = Setting not required	PMC39 = 1	-	_	PF39 (PF3H) = 1
P40	SI00	Input	P40 = Setting not required	PM40 = Setting not required	PMC40 = 1	-	PFC40 = 0	_
	RXD2	Input	P40 = Setting not required	PM40 = Setting not required	PMC40 = 1	-	PFC40 = 1	_
P41	SO00	Output	P41 = Setting not required	PM41 = Setting not required	PMC41 = 1	-	PFC41 = 0	PF41 (PF4) = Don't care
	TXD2	Output	P41 = Setting not required	PM41 = Setting not required	PMC41 = 1	-	PFC41 = 1	PF41 (PF4) = 0
P42	SCK00	I/O	P42 = Setting not required	PM42 = Setting not required	PMC42 = 1	_	-	PF42 (PF4) = Don't care

Pin Name	Alternate Function		Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of PFCn Register	Other Bits (Registers)	
	Function Name	I/O			PMCn Register			
°50	TI011	Input	P50 = Setting not required	PM50 = Setting not required	PMC50 = 1	PFC50 = 0	_	
	RTP00	Output	P50 = Setting not required	PM50 = Setting not required	PMC50 = 1	PFC50 = 1	_	
	KR0	Input	P50 = Setting not required	PM50 = 1	PMC50 = 0	PFC50 = Setting not required	KRM0 (KRM) = 1	
P51	TI50	Input	P51 = Setting not required	PM51 = Setting not required	PMC51 = 1	PFC51 = 0	-	
	RTP01	Output	P51 = Setting not required	PM51 = Setting not required	PMC51 = 1	PFC51 = 1	-	
	KR1	Input	P51 = Setting not required	PM51 = 1	PMC51 = 0	PFC51 = Setting not required	KRM1 (KRM) = 1	
P52	TO50	Output	P52 = Setting not required	PM52 = Setting not required	PMC52 = 1	PFC52 = 0	-	
	RTP02	Output	P52 = Setting not required	PM52 = Setting not required	PMC52 = 1	PFC52 = 1	-	
	KR2	Input	P52 = Setting not required	PM52 = 1	PMC52 = 0	PFC52 = Setting not required	KRM2 (KRM) = 1	
> 53	SIA0	Input	P53 = Setting not required	PM53 = Setting not required	PMC53 = 1	PFC53 = 0	-	
	RTP03	Output	P53 = Setting not required	PM53 = Setting not required	PMC53 = 1	PFC53 = 1	-	
	KR3	Input	P53 = Setting not required	PM53 = 1	PMC53 = 0	PFC53 = Setting not required	KRM3 (KRM) = 1	
P54	SOA0	Output	P54 = Setting not required	PM54 = Setting not required	PMC54 = 1	PFC54 = 0	PF54 (PF5) = Don't care	
	RTP04	Output	P54 = Setting not required	PM54 = Setting not required	PMC54 = 1	PFC54 = 1	PF54 (PF5) = 0	
	KR4	Input	P54 = Setting not required	PM54 = 1	PMC54 = 0	PFC54 = Setting not required	PF54 (PF5) = 0, KRM4 (KRM)	
P55	SCKA0	I/O	P55 = Setting not required	PM55 = Setting not required	PMC55 = 1	PFC55 = 0	PF55 (PF5) = Don't care	
	RTP05	Output	P55 = Setting not required	PM55 = Setting not required	PMC55 = 1	PFC55 = 1	PF55 (PF5) = 0	
	KR5	Input	P55 = Setting not required	PM55 = 1	PMC55 = 0	PFC55 = Setting not required	PF55 (PF5) = 0, KRM5 (KRM)	
P70	ANI0	Input	P70 = Setting not required	-	_	-	-	
P71	ANI1	Input	P71 = Setting not required	-	_	-	-	
P72	ANI2	Input	P72 = Setting not required	-	_	-	-	
P73	ANI3	Input	P73 = Setting not required	-	_	-	-	
P74	ANI4	Input	P74 = Setting not required	-	_	-	-	
P75	ANI5	Input	P75 = Setting not required	-	_	-	-	
P76	ANI6	Input	P76 = Setting not required	-	-	-	-	
P77	ANI7	Input	P77 = Setting not required	_	_	-	_	

Table 4-16. Settings When Port Pins Are Used for Alternate Functions (3/6)

Pin Name	Alternate	e Function	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of PFCn Register	Other Bits (Registers)
	Function Name	I/O			PMCn Register	PFCn Register	
P90	A0	Output	P90 = Setting not required	PM90 = Setting not required	PMC90 = 1	PFC90 = 0	Note
	TXD1	Output	P90 = Setting not required	PM90 = Setting not required	PMC90 = 1	PFC90 = 1	-
	KR6	Input	P90 = Setting not required	PM90 = 1	PMC90 = 0	PFC90 = Setting not required	KRM6 (KRM) = 1
P91	A1	Output	P91 = Setting not required	PM91 = Setting not required	PMC91 = 1	PFC91 = 0	Note
	RXD1	Input	P91 = Setting not required	PM91 = Setting not required	PMC91 = 1	PFC91 = 1	-
	KR7	Input	P91 = Setting not required	PM91 = 1	PMC91 = 0	PFC91 = Setting not required	KRM7 (KRM) = 1
P92	A2	Output	P92 = Setting not required	PM92 = Setting not required	PMC92 = 1	PFC92 = 0	Note
	TI020	Input	P92 = Setting not required	PM92 = 1	PMC92 = 0	PFC92 = Setting not required	-
	TO02	Output	P92 = Setting not required	PM92 = Setting not required	PMC92 = 1	PFC92 = 1	-
P93	A3	Output	P93 = Setting not required	PM93 = Setting not required	PMC93 = 1	PFC93 = 0	Note
	TI021	Input	P93 = Setting not required	PM93 = Setting not required	PMC93 = 1	PFC93 = 1	-
P94	A4	Output	P94 = Setting not required	PM94 = Setting not required	PMC94 = 1	PFC94 = 0	Note
	Т1030	Input	P94 = Setting not required	PM94 = 1	PMC94 = 0	PFC94 = Setting not required	-
	ТО03	Output	P94 = Setting not required	PM94 = Setting not required	PMC94 = 1	PFC94 = 1	-
P95	A5	Output	P95 = Setting not required	PM95 = Setting not required	PMC95 = 1	PFC95 = 0	Note
	TI031	Input	P95 = Setting not required	PM95 = Setting not required	PMC95 = 1	PFC95 = 1	-
P96	A6	Output	P96 = Setting not required	PM96 = Setting not required	PMC96 = 1	PFC96 = 0	Note
	TI51	Input	P96 = Setting not required	PM96 = 1	PMC96 = 0	PFC96 = Setting not required	-
	TO51	Output	P96 = Setting not required	PM96 = Setting not required	PMC96 = 1	PFC96 = 1	-
P97	A7	Output	P97 = Setting not required	PM97 = Setting not required	PMC97 = 1	PFC97 = 0	Note
	SI01	Input	P97 = Setting not required	PM97 = Setting not required	PMC97 = 1	PFC97 = 1	-
P98	A8	Output	P98 = Setting not required	PM98 = Setting not required	PMC98 = 1	PFC98 = 0	Note , PF98 (PF9) = 0
	SO01	Output	P98 = Setting not required	PM98 = Setting not required	PMC98 = 1	PFC98 = 1	PF98 (PF9) = Don't care
P99	A9	Output	P99 = Setting not required	PM99 = Setting not required	PMC99 = 1	PFC99 = 0	Note, PF99 (PF9) = 0
	SCK01	I/O	P99 = Setting not required	PM99 = Setting not required	PMC99 = 1	PFC99 = 1	PF99 (PF9) = Don't care

Table 4-16. Settings When Port Pins Are Used for Alternate Functions (4/6)

Preliminary User's Manual U17703EJ1V0UD

	Table 4-16. Settings When Port Pins Are Used for Alternate Functions (5/6)											
Pin Name	Alternate	e Function	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of	Other Bits (Registers)					
	Function Name	I/O			PMCn Register	PFCn Register						
P910	A10	Output	P910 = Setting not required	PM910 = Setting not required	PMC910 = 1	PFC910 = 0	Note					
	SIA1	Input	P910 = Setting not required	PM910 = Setting not required	PMC910 = 1	PFC910 = 1	_					
P911	A11	Output	P911 = Setting not required	PM911 = Setting not required	PMC911 = 1	PFC911 = 0	Note , PF911 (PF9) = 0					
	SOA1	Output	P911 = Setting not required	PM911 = Setting not required	PMC911 = 1	PFC911 = 1	PF911 (PF9) = Don't care					
P912	A12	Output	P912 = Setting not required	PM912 = Setting not required	PMC912 = 1	PFC912 = 0	Note , PF912 (PF9) = 0					
	SCKA1	I/O	P912 = Setting not required	PM912 = Setting not required	PMC912 = 1	PFC912 = 1	PF912 (PF9) = Don't care					
P913	A13	Output	P913 = Setting not required	PM913 = Setting not required	PMC913 = 1	PFC913 = 0	Note					
	INTP4	Input	P913 = Setting not required	PM913 = Setting not required	PMC913 = 1	PFC913 = 1	_					
P914	A14	Output	P914 = Setting not required	PM914 = Setting not required	PMC914 = 1	PFC914 = 0	Note					
	INTP5	Input	P914 = Setting not required	PM914 = Setting not required	PMC914 = 1	PFC914 = 1	_					
P915	A15	Output	P915 = Setting not required	PM915 = Setting not required	PMC915 = 1	PFC915 = 0	Note					
	INTP6	Input	P915 = Setting not required	PM915 = Setting not required	PMC915 = 1	PFC915 = 1	_					
PCM0	WAIT	Input	PCM0 = Setting not required	PMCM0 = Setting not required	PMCCM0 = 1	-	_					
PCM1	CLKOUT	Output	PCM1 = Setting not required	PMCM1 = Setting not required	PMCCM1 = 1	-	_					
PCM2	HLDAK	Output	PCM2 = Setting not required	PMCM2 = Setting not required	PMCCM2 = 1	-	_					
PCM3	HLDRQ	Input	PCM3 = Setting not required	PMCM3 = Setting not required	PMCCM3 = 1	-	_					
PCS0	CS0	Output	PCS0 = Setting not required	PMCS0 = Setting not required	PMCCS0 = 1	-	_					
PCS1	CS1	Output	PCS1 = Setting not required	PMCS1 = Setting not required	PMCCS1 = 1	-	_					
PCT0	WR0	Output	PCT0 = Setting not required	PMCT0 = Setting not required	PMCCT0 = 1	-	_					
PCT1	WR1	Output	PCT1 = Setting not required	PMCT1 = Setting not required	PMCCT1 = 1	-	_					
PCT4	RD	Output	PCT4 = Setting not required	PMCT4 = Setting not required	PMCCT4 = 1	-	_					
PCT6	ASTB	Output	PCT6 = Setting not required	PMCT6 = Setting not required	PMCCT6 = 1	-	_					

Table 4-16. Settings When Port Pins Are Used for Alternate Functions (5/6)

Note When setting the A0 to A15 pins, set the PFC9 register to 0000H and the PMC9 register to FFFFH in 16-bit units.

Pin Name	Alternate	e Function	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of	Other Bits (Registers)
	Function Name	I/O			PMCn Register	PFCn Register	
PDH0	A16	Output	PDH0 = Setting not required	PMDH0 = Setting not required	PMCDH0 = 1	-	-
PDH1	A17	Output	PDH1 = Setting not required	PMDH1 = Setting not required	PMCDH1 = 1	-	-
PDH2	A18	Output	PDH2 = Setting not required	PMDH2 = Setting not required	PMCDH2 = 1	-	-
PDH3	A19	Output	PDH3 = Setting not required	PMDH3 = Setting not required	PMCDH3 = 1	-	-
PDH4	A20	Output	PDH4 = Setting not required	PMDH4 = Setting not required	PMCDH4 = 1	-	-
PDH5	A21	Output	PDH5 = Setting not required	PMDH5 = Setting not required	PMCDH5 = 1	-	-
PDL0	AD0	I/O	PDL0 = Setting not required	PMDL0 = Setting not required	PMCDL0 = 1	-	-
PDL1	AD1	I/O	PDL1 = Setting not required	PMDL1 = Setting not required	PMCDL1 = 1	-	-
PDL2	AD2	I/O	PDL2 = Setting not required	PMDL2 = Setting not required	PMCDL2 = 1	-	-
PDL3	AD3	I/O	PDL3 = Setting not required	PMDL3 = Setting not required	PMCDL3 = 1	-	-
PDL4	AD4	I/O	PDL4 = Setting not required	PMDL4 = Setting not required	PMCDL4 = 1	-	-
PDL5	AD5	I/O	PDL5 = Setting not required	PMDL5 = Setting not required	PMCDL5 = 1	-	-
PDL6	AD6	I/O	PDL6 = Setting not required	PMDL6 = Setting not required	PMCDL6 = 1	-	-
PDL7	AD7	I/O	PDL7 = Setting not required	PMDL7 = Setting not required	PMCDL7 = 1	-	-
PDL8	AD8	I/O	PDL8 = Setting not required	PMDL8 = Setting not required	PMCDL8 = 1	-	-
PDL9	AD9	I/O	PDL9 = Setting not required	PMDL9 = Setting not required	PMCDL9 = 1	-	-
PDL10	AD10	I/O	PDL10 = Setting not required	PMDL10 = Setting not required	PMCDL10 = 1	-	-
PDL11	AD11	I/O	PDL11 = Setting not required	PMDL11 = Setting not required	PMCDL11 = 1	-	-
PDL12	AD12	I/O	PDL12 = Setting not required	PMDL12 = Setting not required	PMCDL12 = 1	-	-
PDL13	AD13	I/O	PDL13 = Setting not required	PMDL13 = Setting not required	PMCDL13 = 1	-	-
PDL14	AD14	I/O	PDL14 = Setting not required	PMDL14 = Setting not required	PMCDL14 = 1	-	-
PDL15	AD15	I/O	PDL15 = Setting not required	PMDL15 = Setting not required	PMCDL15 = 1	_	-
PDL15	AD15	1/0	PDL15 = Setting not required	PMDL15 = Setting not required	PMCDL15 = 1	_	_

Table 4-16. Settings When Port Pins Are Used for Alternate Functions (6/6)

4.6 Cautions

4.6.1 Cautions on bit manipulation instruction for port n register (Pn)

When a 1-bit manipulation instruction is executed on a port that provides both input and output functions, the value of the output latch of an input port that is not subject to manipulation may be written in addition to the targeted bit. Therefore, it is recommended to rewrite the output latch when switching a port from input mode to output mode.

<Example> When P90 is an output port, P91 to P97 are input ports (all pin statuses are high level), and the value of the port latch is 00H, if the output of output port P90 is changed from low level to high level via a bit manipulation instruction, the value of the port latch is FFH. Explanation: The targets of writing to and reading from the Pn register of a port whose PMnm bit is 1 are the output latch and pin status, respectively.

A bit manipulation instruction is executed in the following order in the V850ES/KG2.


- <1> The Pn register is read in 8-bit units.
- <2> The targeted one bit is manipulated.
- <3> The Pn register is written in 8-bit units.

In step <1>, the value of the output latch (0) of P90, which is an output port, is read, while the pin statuses of P91 to P97, which are input ports, are read. If the pin statuses of P91 to P97 are high level at this time, the read value is FEH.

The value is changed to FFH by the manipulation in <2>.

FFH is written to the output latch by the manipulation in <3>.





4.6.2 Hysteresis characteristics

In port mode, the following ports do not have hysteresis characteristics.

www.DataSheet4U.com

P02 to P06 P31 to P35, P38, P39 P40, P42 P93, P95, P97, P99, P910, P912 to P915 The V850ES/KG2 is provided with an external bus interface function by which external memories such as ROM and RAM, and I/O can be connected.

5.1 Features

- O 16-bit data bus
- O Output is selectable from a multiplex bus with a minimum of 3 bus cycles and a separate bus with a minimum of 2 bus cycles
- O Chip select function for up to 2 spaces
- O 8-bit/16-bit data bus selectable (for each area selected by chip select function)
- O Wait function
 - Programmable wait function of up to 7 states (selectable for each area selected by chip select function)
 - External wait function using WAIT pin
- O Idle state function
- O Bus hold function
- O The bus can be controlled using a different voltage from the operating voltage by setting $BV_{DD} \le V_{DD} = EV_{DD}$ (however, only in multiplex bus mode).
- O Can be connected to the external device with port alternate-function pins.
- O Misalign access possible

5.2 Bus Control Pins

www.DataSheet4U.com

The pins used to connect an external device are listed in the table below.

Bus Control Pin	Alternate-Function Pin	I/O	Function	Register to Switch Between Port Mode/ Alternate-Function Mode
AD0 to AD15	PDL0 to PDL15	I/O	Address/data bus	PMCDL register
A16 to A21	PDH0 to PDH5	Output	Address bus	PMCDH register
WAIT	PCM0	Input	External wait control	PMCCM register
CLKOUT	PCM1	Output	Internal system clock output	PMCCM register
CS0, CS1	PCS0, PCS1	Output	Chip select	PMCCS register
$\overline{\text{WR0}}, \overline{\text{WR1}}$	PCT0, PCT1	Output	Write strobe signal	PMCCT register
RD	PCT4	Output	Read strobe signal	PMCCT register
ASTB	PCT6	Output	Address strobe signal	PMCCT register
HLDRQ	PCM3	Input	Bus hold control	PMCCM register
HLDAK	PCM2	Output		

Table 5-1. Bus Control Pins (When Multiplex Bus Selected)

Table 5-2. Bus Control Pins (When Separate Bus Selected)

Bus Control Pin	Alternate-Function Pin	I/O	Function	Register to Switch Between Port Mode/ Alternate-Function Mode
AD0 to AD15	PDL0 to PDL15	I/O	Data bus	PMCDL register
A0 to A15	P90 to P915	Output	Address bus	PMC9 register
A16 to A21	PDH0 to PDH5	Output	Address bus	PMCDH register
WAIT	PCM0	Input	External wait control	PMCCM register
CLKOUT	PCM1	Output	Internal system clock output	PMCCM register
CS0, CS1	PCS0, PCS1	Output	Chip select	PMCCS register
$\overline{WR0}, \overline{WR1}$	PCT0, PCT1	Output	Write strobe signal	PMCCT register
RD	PCT4	Output	Read strobe signal	PMCCT register
HLDRQ	PCM3	Input	Bus hold control	PMCCM register
HLDAK	PCM2	Output		

5.2.1 Pin status when internal ROM, internal RAM, or on-chip peripheral I/O is accessed

When the internal ROM, internal RAM, or on-chip peripheral I/O are accessed, the status of each pin is as follows.

Table 5-3. Pin Statuses When Internal ROM, Internal RAM, or On-Chip Peripheral I/O Is Accessed

Separate Bus M	lode	Multiplex Bus Mode			
Address bus (A21 to A0)	Undefined	Address bus (A21 to A16)	Undefined		
Data bus (AD15 to AD0)	Hi-Z	Address/data bus (AD15 to AD0)	Undefined		
Control signal	Inactive	Control signal	Inactive		


Caution When a write access is performed to the internal ROM area, address, data, and control signals are activated in the same way as access to the external memory area.


5.2.2 Pin status in each operation mode

For the pin status of the V850ES/KG2 in each operation mode, refer to 2.2 Pin Status.

5.3 Memory Block Function

The 64 MB memory space is divided into chip select areas of (lower) 2 MB and 2 MB. The programmable wait function and bus cycle operation mode for each of these chip select areas can be independently controlled.





5.3.1 Chip select control function

Of the 64 MB (linear) address space, the lower 4 MB (0000000H to 03FFFFFH) include two chip select control functions, $\overline{CS0}$ and $\overline{CS1}$. The areas that can be selected by $\overline{CS0}$ and $\overline{CS1}$ are fixed.

By using these chip select control functions, the memory space can be used effectively. The allocation of the chip select areas is shown in the table below.

CS0	0000000H to 01FFFFFH (2 MB)
CS1	0200000H to 03FFFFFH (2 MB)

5.4 External Bus Interface Mode Control Function

The V850ES/KG2 includes the following two external bus interface modes.

- Multiplex bus mode
- Separate bus mode

These two modes can be selected by using the EXIMC register.

(1) External bus interface mode control register (EXIMC) This register can be read or written in 8-bit or 1-bit units. Reset sets EXIMC to 00H.

After res	et: 00H	R/W	Address: I	FFFFFBEH	ł			
	7	6	5	4	3	2	1	0
EXIMC	0	0	0	0	0	0	0	SMSEL
	SMSEL		Mode selection					
	0	Multiplex	Aultiplex bus mode					
	1	Separate	bus mode					
	Caution	area be	fore exte etting th	egister fro rnal acces ne EXIMC	SS.			

5.5 Bus Access

5.5.1 Number of clocks for access

The following table shows the number of basic clocks required for accessing each resource.

Area (Bus Width) Bus Cycle Type	Internal ROM (32 Bits)	Internal RAM (32 Bits)	External Memory (16 Bits)	On-Chip Peripheral I/O (16 Bits)
Instruction fetch (normal access)	1	1 ^{Note 1}	3 + n ^{Note 2}	-
Instruction fetch (branch)	2	2 ^{Note 1}	3+ n ^{Note 2}	-
Operand data access	3	1	3 +n ^{Note 2}	3 ^{Note 3}

Notes 1. If the access conflicts with a data access, the number of clock is increased by 1.

- 2. Value when the multiplexed bus is selected. 2 + n clocks (n: Number of wait states) when the separate bus mode is selected.
- 3. This value varies depending on the setting of the VSWC register.

Remark Unit: Clocks/access

5.5.2 Bus size setting function

The bus size of each external memory area selected by $\overline{\text{CSn}}$ can be set to 8 bits or 16 bits by using the BSC register.

The external memory area of the V850ES/KG2 is selected by $\overline{\text{CS0}}$ and $\overline{\text{CS1}}$.

(1) Bus size configuration register (BSC)

This register can be read or written in 16-bit units. Reset sets BSC to 5555H.

Caution Write to the BSC register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the BSC register are complete.

[15	14	13	12	11	10	9	8
BSC	0	1	0	1	0	1	0	1
	7	6	5	4	3	2	1	0
	0	0/1 ^{Note}	0	0/1 ^{Note}	0	BS10	0	BS00
CSn s	Sn signal CS1 CS0							
[BSn0	n0 Data bus width of CSn space (n = 0, 1)						
	0	8 bits	8 bits					
	1	16 bits						
Note Changing the value does not affect the operation. Caution Be sure to set bits 14, 12, 10, and 8 to "1", and clear bits 15 13, 11, 9, 7, 5, 3, and 1 to "0".								

5.5.3 Access by bus size

The V850ES/KG2 accesses the on-chip peripheral I/O and external memory in 8-bit, 16-bit, or 32-bit units. The bus size is as follows.

- The bus size of the on-chip peripheral I/O is fixed to 16 bits.
- The bus size of the external memory is selectable from 8 bits or 16 bits (by using the BSC register).

The operation when each of the above is accessed is described below. All data is accessed starting from the lower side.

The V850ES/KG2 supports only the little endian format.

Figure 5-2. Little Endian Address in Word

31	24 23	16	15 8	7
000BH		000AH	0009H	0008H
0007H		0006H	0005H	0004H
0003H		0002H	0001H	0000H

(1) Data space

The V850ES/KG2 has an address misalign function.

With this function, data can be placed at all addresses, regardless of the format of the data (word data or halfword data). However, if the word data or halfword data is not aligned at the boundary, a bus cycle is generated at least twice, causing the bus efficiency to drop.

(a) Halfword-length data access

A byte-length bus cycle is generated twice if the least significant bit of the address is 1.


(b) Word-length data access

- (i) A byte-length bus cycle, halfword-length bus cycle, and byte-length bus cycle are generated in that order if the least significant bit of the address is 1.
- (ii) A halfword-length bus cycle is generated twice if the lower 2 bits of the address are 10.


(2) Byte access (8 bits)

www.DataSheet4U.com

(a) 16-bit data bus width




(b) 8-bit data bus width




(3) Halfword access (16 bits)

www.DataSheet4U.com

(a) With 16-bit data bus width




(b) 8-bit data bus width




(4) Word access (32 bits)

www.DataSheet4U.com

(a) 16-bit data bus width (1/2)




(a) 16-bit data bus width (2/2)




(b) 8-bit data bus width (1/2)





(b) 8-bit data bus width (2/2)





5.6 Wait Function

www.DataSheet4U.com

5.6.1 Programmable wait function

(1) Data wait control register 0 (DWC0)

To realize interfacing with a low-speed memory or I/O, up to seven data wait states can be inserted in the bus cycle that is executed for each CS space.

The number of wait states can be programmed by using the DWC0 register. Immediately after system reset, 7 data wait states are inserted for all the chip select areas.

The DWC0 register can be read or written in 16-bit units.

Reset sets DWC0 to 7777H.

- Cautions 1. The internal ROM and internal RAM areas are not subject to programmable wait, and are always accessed without a wait state. The on-chip peripheral I/O area is also not subject to programmable wait, and only wait control from each peripheral function is performed.
 - 2. Write to the DWC0 register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the DWC0 register are complete.

DWC0 0 0/1 ^{Note} </th <th>0/1^{Note} 0 DW00</th>	0/1 ^{Note} 0 DW00
0 DW12 DW11 DW10 0 DW02 DW01	
CSn signal CS1	DW00
DWn2 DWn1 DWn0 Number of wait states inserted in CSn space	e (n = 0, 1)
0 0 0 None	
0 0 1 1	
0 1 0 2	
0 1 1 3	
1 0 0 4	
1 0 1 5	
1 1 0 6	
1 1 1 7	

5.6.2 External wait function


To synchronize an extremely slow memory, I/O, or asynchronous system, any number of wait states can be inserted in the bus cycle by using the external wait pin (WAIT).

Access to each area of the internal ROM, internal RAM, and on-chip peripheral I/O is not subject to control by the external wait function, in the same manner as the programmable wait function.

The WAIT signal can be input asynchronously to CLKOUT, and is sampled at the falling edge of the clock in the T2 and TW states of the bus cycle in the multiplex bus mode. In the separate bus mode, it is sampled at the rising edge of the clock immediately after the T1 and TW states of the bus cycle. If the setup/hold time of the sampling timing is not satisfied, a wait state is inserted in the next state, or not inserted at all.

5.6.3 Relationship between programmable wait and external wait

Wait cycles are inserted as the result of an OR operation between the wait cycles specified by the set value of the programmable wait and the wait cycles controlled by the WAIT pin.



For example, if the timing of the programmable wait and the \overline{WAIT} pin signal is as illustrated below, three wait states will be inserted in the bus cycle.




Figure 5-3. Example of Inserting Wait States

5.6.4 Programmable address wait function

Address-setup or address-hold waits to be inserted in each bus cycle can be set by using the AWC register. Address wait insertion is set for each chip select area ($\overline{CS0}$ and $\overline{CS1}$).

If an address setup wait is inserted, it seems that the high-clock period of T1 state is extended by 1 clock. If an address hold wait is inserted, it seems that the low-clock period of T1 state is extended by 1 clock.

(1) Address wait control register (AWC)

This register can be read or written in 16-bit units. Reset sets AWC to FFFFH.

- Cautions 1. The internal ROM, internal RAM, and on-chip peripheral I/O areas are not subject to address setup wait or address hold wait insertion.
 - 2. Write the AWC register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the AWC register are complete.

	15	14	13	12	11	10	9	8
AWC	1	1	1	1	1	1	1	1
	7	6	5	4	3	2	1	0
	0/1 ^{Note}	0/1 ^{Note}	0/1 ^{Note}	0/1 ^{Note}	AHW1	ASW1	AHW0	ASW0
CSn sig	nal				C	<u>S1</u>	C	<u>S0</u>
	AHWn		Specifies insertion of address hold wait $(n = 0, 1)$					
	0	Not inser	Not inserted					
	1	Inserted	Inserted					
	ASWn		Specifies insertion of address setup wait $(n = 0, 1)$					
	0	Not inser	Not inserted					
	1	Inserted						
	Note Ch	anging the	e value do	bes not aff	fect the op	peration.		
	Caution		to set bit					

5.7 Idle State Insertion Function

www.DataSheet4U.com

To facilitate interfacing with low-speed memories, one idle state (TI) can be inserted after the T3 state in the bus cycle that is executed for each space selected by \overline{CSn} in the multiplex address/data bus mode. In the separate bus mode, one idle state (TI) can be inserted after the T2 state. By inserting idle states, the data output float delay time of the memory can be secured during read access (an idle state cannot be inserted during write access).

Whether the idle state is to be inserted can be programmed by using the BCC register.

An idle state is inserted for all the areas immediately after system reset.

(1) Bus cycle control register (BCC)

This register can be read or written in 16-bit units. Reset sets BCC to AAAAH.

- Cautions 1. The internal ROM, internal RAM, and on-chip peripheral I/O areas are not subject to idle state insertion.
 - 2. Write to the BCC register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the BCC register are complete.

всс	15 1	14 0	13 1	12 0	11 1	10 0	9	8
L	7	6	5	4	3	2	1	0
0	D/1 ^{Note}	0	0/1 ^{Note}	0	BC11	0	BC01	0
CSn signal					CS1		CS0	
E	BCn1 Specifies insertion of idle state (n = 0, 1)							
	0 Not inserted							
	1 Inserted							
Note Changing the value does not affect the operation. Caution Be sure to set bits 15, 13, 11, and 9 to "1", and clear bits 14, 12, 10, 8, 6, 4, 2, and 0 to "0".								

5.8 Bus Hold Function

5.8.1 Functional outline

The HLDRQ and HLDAK functions are valid if the PCM2 and PCM3 pins are set to their alternate functions.

When the HLDRQ pin is asserted (low level), indicating that another bus master has requested bus mastership, the external address/data bus goes into a high-impedance state and is released (bus hold status). If the request for the bus mastership is cleared and the HLDRQ pin is deasserted (high level), driving these pins is started again.

During the bus hold period, execution of the program in the internal ROM and internal RAM is continued until a peripheral I/O register or the external memory is accessed.

The bus hold status is indicated by assertion (low level) of the HLDAK pin. The bus hold function enables the configuration of multi-processor type systems in which two or more bus masters exist.


Note that the bus hold request is not acknowledged during a multiple-access cycle initiated by the bus sizing function or a bit manipulation instruction.

Status	Data Bus Width	Access Type	Timing in Which Bus Hold Request Not Acknowledged		
CPU bus lock	16 bits	Word access to even address	Between first and second access		
		Word access to odd address	Between first and second access		
			Between second and third access		
		Halfword access to odd address	Between first and second access		
	8 bits	Word access	Between first and second access		
			Between second and third access		
			Between third and fourth access		
		Halfword access	Between first and second access		
Read-modify-write access of bit manipulation instruction	_	_	Between read access and write access		

5.8.2 Bus hold procedure

The bus hold status transition procedure is shown below.

www.DataSheet4U.com



5.8.3 Operation in power save mode

Because the internal system clock is stopped in the STOP and IDLE modes, the bus hold status is not entered even if the HLDRQ pin is asserted.

In the HALT mode, the $\overline{\text{HLDAK}}$ pin is asserted as soon as the $\overline{\text{HLDRQ}}$ pin has been asserted, and the bus hold status is entered. When the $\overline{\text{HLDRQ}}$ pin is later deasserted, the $\overline{\text{HLDAK}}$ pin is also deasserted, and the bus hold status is cleared.

5.9 Bus Priority

Bus hold, instruction fetch (branch), instruction fetch (successive), operand data access, and DMA transfer are executed in the external bus cycle.

Bus hold has the highest priority, followed by DMA transfer, operand data access, instruction fetch (branch), and instruction fetch (successive).

An instruction fetch may be inserted between the read access and write access in a read-modify-write access.

If an instruction is executed for two or more accesses, an instruction fetch and bus hold are not inserted between accesses due to bus size limitations.

Priority	External Bus Cycle	Bus Master
High	Bus hold	External device
↑	DMA transfer	DMAC
	Operand data access	CPU
↓ ↓	Instruction fetch (branch)	CPU
Low	Instruction fetch (successive)	CPU

Table 5-4. Bus Priority

5.10 Bus Timing

www.DataSheet4U.com







Figure 5-5. Multiplex Bus Read Timing (Bus Size: 8 Bits)







Figure 5-6. Multiplex Bus Write Timing (Bus Size: 16 Bits, 16-Bit Access)

Figure 5-7. Multiplex Bus Write Timing (Bus Size: 8 Bits)






Figure 5-8. Multiplex Bus Hold Timing (Bus Size: 16 Bits, 16-Bit Access)

www.DataSheet4U.com





Figure 5-9. Separate Bus Read Timing (Bus Size: 16 Bits, 16-Bit Access)









Figure 5-11. Separate Bus Write Timing (Bus Size: 16 Bits, 16-Bit Access)









Figure 5-13. Separate Bus Hold Timing (Bus Size: 8 Bits, Write)

Figure 5-14. Address Wait Timing (Separate Bus Read, Bus Size: 16 Bits, 16-Bit Access)



5.11 Cautions

www.DataSheet4U.com

With the external bus function, signals may not be output at the correct timing under the following conditions.

- <Operating conditions>
 - O Multiplex bus mode
 - <1> CLKOUT asynchronous (2.7 V \leq VDD = EVDD = AVREF0 \leq 5.5 V, 2.7 V \leq BVDD \leq 5.5 V) When 1/fCPU < 84 ns
 - O Separate bus mode
 - <1> Read cycle, CLKOUT asynchronous (4.0 V \leq VDD = BVDD = EVDD = AVREF0 \leq 5.5 V) When 1/fcPU < 100 ns
 - <2> Write cycle, CLKOUT asynchronous (4.0 V \leq VDD = BVDD = EVDD = AVREF0 \leq 5.5 V) When 1/fCPU < 60 ns
 - <3> Read cycle, CLKOUT asynchronous (2.7 V \leq VDD = BVDD = EVDD = AVREF0 \leq 5.5 V) When 1/fcPU < 200 ns
 - <4> Write cycle, CLKOUT asynchronous (2.7 V \leq VDD = BVDD = EVDD = AVREF0 \leq 5.5 V) When 1/fCPU < 100 ns

<Countermeasure>

When used under the above conditions, be sure to insert an address setup/hold wait using the AWC register (n = 0, 1).

O When used in multiplex bus mode and under condition <1>

• 70 ns < 1/fcpu < 84 ns

Set an address setup wait (ASWn bit = 1).

• 62.5 ns < 1/fcpu < 70 ns

Set an address setup wait (ASWn bit = 1) and address hold wait (AHWn bit = 1).

- O When used in separate bus mode and under conditions <1> to <4>
 - Set an address setup wait (ASWn bit = 1).

6.1 Overview

The following clock generation functions are available.

O Main clock oscillator

<In PLL (×4) mode>

- fx = 2 to 5 MHz (fxx = 8 to 20 MHz: 4.5 V \leq VDD \leq 5.5 V, REGC = VDD)
- fx = 2 to 4 MHz (fxx = 8 to 16 MHz: 4.0 V \leq VDD \leq 5.5 V, REGC = VDD)
- fx = 2 to 4 MHz (fxx = 8 to 16 MHz: 4.0 V \leq VDD \leq 5.5 V, REGC = 10 μ F)
- fx = 2 to 2.5 MHz (fxx = 8 to 10 MHz: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$, REGC = VDD)

<In clock through mode>

- fx = 2 to 10 MHz (fxx = 2 to 10 MHz: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$, REGC = V_{DD})
- fx = 2 to 10 MHz (fxx = 2 to 10 MHz: 4.0 V \leq VDD \leq 5.5 V, REGC = 10 μ F)
- O Subclock oscillator
 - fxt = 32.768 kHz
- O Multiplication (×4) function by PLL (Phase Locked Loop)
 - Clock-through mode/PLL mode selectable
 - Usable voltage: VDD = 2.7 to 5.5 V
- O Internal system clock generation
 - 7 steps (fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, fxt)
- O Peripheral clock generation
- O Clock output function

Remark fx: Main clock oscillation frequency

- fxx: Main clock frequency
- fxT: Subclock frequency

6.2 Configuration

www.DataSheet4U.com




Figure 6-1. Clock Generator

(1) Main clock oscillator

The main clock oscillator oscillates the following frequencies (fx):

www.DataSheet4U.com

- fx = 2 to 5 MHz (REGC = V_{DD} = 4.5 to 5.5 V, in PLL mode)
- fx = 2 to 4 MHz (REGC = V_{DD} = 4.0 to 5.5 V, in PLL mode)
- fx = 2 to 4 MHz (REGC = 10 μ F, V_{DD} = 4.0 to 5.5 V, in PLL mode)
- fx = 2 to 2.5 MHz (REGC = V_{DD} = 2.7 to 5.5 V, in PLL mode)
- fx = 2 to 10 MHz (REGC = VDD = 2.7 to 5.5 V, in clock through mode)
- fx = 2 to 10 MHz (REGC = 10 μ F, V_{DD} = 4.0 to 5.5 V, in clock through mode)

(2) Subclock oscillator

The subclock oscillator oscillates a frequency of 32.768 kHz (fxr).

(3) Main clock oscillator stop control

This circuit generates a control signal that stops oscillation of the main clock oscillator. Oscillation of the main clock oscillator is stopped in the STOP mode or when the PCC.MCK bit = 1 (valid only when the PCC.CLS bit = 1).

(4) Prescaler 1

This prescaler generates the clock (fxx to fxx/1024) to be supplied to the following on-chip peripheral functions: TMP0, TM00 to TM03, TM50, TM51, TMH0, TMH1, CSI00, CSI01, CSIA0, CSIA1, UART0 to UART2, I²C0, ADC, DAC, and WDT2

(5) Prescaler 2

This circuit divides the main clock (fxx).

The clock generated by prescaler 2 (fxx to fxx/32) is supplied to the selector that generates the CPU clock (fcPu) and internal system clock (fcLK).

fcLK is the clock supplied to the INTC, DMA controller, ROM, and RAM blocks, and can be output from the CLKOUT pin.

(6) Interval timer BRG

This circuit divides the clock (fx) generated by the main clock oscillator to a specific frequency (32.768 kHz) and supplies that clock to the watch timer block.

For details, refer to CHAPTER 11 INTERVAL TIMER, WATCH TIMER.

(7) PLL

This circuit multiplies the clock (fx) generated by the main clock oscillator. It operates in two modes: clock-through mode in which fx is output as is, and PLL mode in which a multiplied clock is output. These modes can be selected by using the PLLCTL.SELPLL bit. Operation of the PLL can be started or stopped by the PLLCTL.PLLON bit.

6.3 Registers

(1) Processor clock control register (PCC)

The PCC register is a special register. Data can be written to this register only in combination of specific sequences (refer to **3.4.7 Special registers**).

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 03H.

	7	<6>	5	<4>	<3>	2	1	0				
PCC	FRC	MCK	MFRC	CLS ^{Note}	СКЗ	CK2	CK1	CK0				
	FRC		Use	of subclock	k on-chip fe	edback re	sistor					
	0	Used	Used									
	1	1 Not used										
	MCK		Control of main clock oscillator									
	0	Oscillation enabled										
	1	Oscillatio	Oscillation stopped									
	the CPL	J clock, the	operation	while the s of the main	clock does							
	the CPU clock ha • When th the MCI the prog	J clock, the as been cha ne main clo K bit to 0 ar	e operation anged to th ock is stopp nd wait unti e switching	of the main e subclock. ed and the I the oscilla back to the	clock does device is o tion stabiliz main cloc	s not stop. perating or zation time k.	It stops aft the subcle has been s	er the CPU				
	the CPU clock ha • When th the MCH the prog	J clock, the as been cha ne main clo K bit to 0 ar gram before	e operation anged to th ock is stopp nd wait unti e switching	of the main e subclock. ed and the I the oscilla	clock does device is o tion stabiliz main cloc	s not stop. perating or zation time k.	It stops aft the subcle has been s	er the CPU				
	the CPU clock ha • When th the MCI the prog	J clock, the as been cha ne main clo K bit to 0 an gram before Used	e operation anged to th ock is stopp nd wait unti e switching	of the main e subclock. ed and the I the oscilla back to the	clock does device is o tion stabiliz main cloc	s not stop. perating or zation time k.	It stops aft the subcle has been s	er the CPU				
	the CPU clock ha • When th the MCI the prog	J clock, the as been cha ne main clo K bit to 0 ar gram before	e operation anged to th ock is stopp nd wait unti e switching	of the main e subclock. ed and the I the oscilla back to the	clock does device is o tion stabiliz main cloc	s not stop. perating or zation time k.	It stops aft the subcle has been s	er the CPU				
	the CPU clock ha • When th the MCI the prog	J clock, the as been cha ne main clo K bit to 0 an gram before Used	e operation anged to th ock is stopp nd wait unti e switching	of the main e subclock. ed and the I the oscilla back to the	clock does device is o tion stabiliz main cloc	s not stop. perating or zation time k. feedback re	It stops aft the subcle has been s	er the CPU				
	the CPL clock ha • When th the MCH the proc MFRC 0 1	J clock, the as been cha ne main clo < bit to 0 an gram before Used Not used	e operation anged to th ock is stopp nd wait unti e switching	of the main e subclock. ed and the I the oscilla back to the of main cloo Status o	clock does device is o tion stabiliz main clock	s not stop. perating or zation time k. feedback re	It stops aft the subcle has been s	er the CPU				

(2/2)

DataSheet4U.com

CK3	CK2	CK1	CK0	Clock selection (fclk/fcpu)
0	0	0	0	fxx
0	0	0	1	fxx/2
0	0	1	0	fxx/4
0	0	1	1	fxx/8 (default value)
0	1	0	0	fxx/16
0	1	0	1	fxx/32
0	1	1	×	Setting prohibited
1	×	×	×	fхт

- Cautions 1. Do not change the CPU clock (by using the CK3 to CK0 bits) while CLKOUT is being output.
 - 2. Use a bit manipulation instruction to manipulate the CK3 bit. When using an 8-bit manipulation instruction, do not change the set values of the CK2 to CK0 bits.
 - 3. When the CPU operates on the subclock and no clock is input to the X1 pin, do not access a register in which a wait occurs (refer to 3.4.8 (1) (b) Access to special on-chip peripheral I/O register for details of the access methods). If a wait occurs, it can only be released by a reset.

Remark ×: don't care

- (a) Example of setting main clock operation \rightarrow subclock operation
 - <1> CK3 bit ← 1: Use of a bit manipulation instruction is recommended. Do not change the CK2 to CK0 bits.
 - <2> Subclock operation: Read the CLS bit to check if subclock operation has started. It takes the following time after the CK3 bit is set until subclock operation is started.

Max.: 1/fxT (1/subclock frequency)

<3> MCK bit \leftarrow 1: Set the MCK bit to 1 only when stopping the main clock.

Cautions 1. When stopping the main clock, stop the PLL.

2. If the following conditions are not satisfied, change the CK2 to CK0 bits so that the conditions are satisfied, then change to the subclock operation mode.

Internal system clock (fcLK) > Subclock (fxT: 32.768 kHz) × 4

Remark Internal system clock (fcLK): Clock generated from the main clock (fxx) by setting bits CK2 to CK0

[Description example]

<1>	_SET_SUB_RU	JN :	
	st.b	r0, PRCMD[r0]	
	set1	3, PCC[r0]	CK3 bit ← 1
<2>	_CHECK_CLS	:	
	tst1	4, PCC[r0]	Wait until subclock operation starts.
	bz	_CHECK_CLS	
<3>	_STOP_MAIN_	_CLOCK :	
	st.b	r0, PRCMD[r0]	
	set1	6, PCC[r0]	MCK bit \leftarrow 1, main clock is stopped

Remark The above description is an example. Note with caution that the CLS bit is read in a closed loop in <2>.

(b) Example of setting subclock operation \rightarrow main clock operation

			services DankarClass add (11 a sure
<1>	MCK bit \leftarrow 0:	Main clock starts oscillating	www.DataSheet4U.com
<2>	Insert waits by the prog	gram and wait until the oscillation stabilization time of the main cloc	k elapses.
<3>	CK3 bit \leftarrow 0:	Use of a bit manipulation instruction is recommended. Do not o	change the
		CK2 to CK0 bits.	
<4>	Main clock operation:	It takes the following time after the CK3 bit is set until main clock	<pre>< operation</pre>
		is started.	

Max.: 1/fxt (1/subclock frequency)

Therefore, insert one NOP instruction immediately after setting the CK3 bit to 0 or read the CLS bit to check if main clock operation has started.

[Description example]

<1>	_START_MAI	N_OSC :	
	st.b	r0, PRCMD[r0]	Release of protection of special registers
	clr1	6, PCC[r0]	Main clock starts oscillating
<2>	movea	0x55, r0, r11	Wait for oscillation stabilization time
	_WAIT_OST	:	
	nop		
	nop		
	nop		
	addi	-1, r11, r11	
	mp	r0, r11	
	bne	_PROGRAM_WAIT	
<3>	st.b	r0, PRCMD[r0]	
	clr1	3, PCC[r0]	CK3 ← 0
<4>	_CHECK_CLS	:	
	tst1	4, PCC[r0]	Wait until main clock operation starts
	bnz	_CHECK_CLS	

Remark The above description is an example. Note with caution that the CLS bit is read in a closed loop in <4>.

6.4 Operation

www.DataSheet4U.com

6.4.1 Operation of each clock

The following table shows the operation status of each clock.

Register Setting and				Р	CC Regist	er			
Operation Status	CLS bit = MCK bit =	-)				CLS bit = MCK bit =	,	CLS bit = MCK bit =	,
Target Clock	During reset	During oscillation stabilization time count	HALT mode	IDLE mode	STOP mode	Subclock mode	Sub-IDLE mode	Subclock mode	Sub-IDLE mode
Main clock oscillator (fx)	×	0	0	0	×	0	0	×	×
Subclock oscillator (fxT)	0	0	0	0	0	0	0	0	0
CPU clock (fcpu)	×	×	×	×	×	0	×	0	×
Internal system clock (fclk)	×	×	0	×	×	0	×	0	×
Peripheral clock (fxx to fxx/1024)	×	×	0	×	×	0	×	×	×
WT clock (main)	×	0	0	0	×	0	0	×	×
WT clock (sub)	0	0	0	0	0	0	0	0	0
WDT1 clock (fxw)	×	0	0	0	×	0	0	×	×
WDT2 clock (main)	×	×	0	×	×	0	×	×	×
WDT2 clock (sub)	0	0	0	0	0	0	0	0	0

Table 6-1. Operation Status of Each Clock

Remark O: Operable

×: Stopped

6.4.2 Clock output function

The clock output function is used to output the internal system clock (fcLK) from the CLKOUT pin.

The internal system clock (fcLK) is selected by using the PCC.CK3 to PCC.CK0 bits.

The CLKOUT pin functions alternately as the PCM1 pin and functions as a clock output pin if so specified by the control register of port CM.

The status of the CLKOUT pin is the same as the internal system clock in Table 6-1 and the pin can output the clock when it is in the operable status. It outputs a low level in the stopped status. However, the port mode (PCM1: input mode) is selected until the CLKOUT pin output is set after reset. Consequently, the CLKOUT pin goes into a high-impedance state.

6.4.3 External clock input function

An external clock can be directly input to the oscillator. Input the clock to the X1 pin and its inverse signal to the X2 pin. Set the PCC.MFRC bit to 1 (on-chip feedback resistor not used). Note, however, that oscillation stabilization time is inserted even in the external clock mode. Connect V_{DD} directly to the REGC pin.

6.5 PLL Function

www.DataSheet4U.com

6.5.1 Overview

The PLL function is used to output the operating clock of the CPU and on-chip peripheral function at a frequency 4 times higher than the oscillation frequency, and select the clock-through mode.

When PLL function is used:Input clock = 2 to 5 MHz (fxx: 8 to 20 MHz)Clock-through mode:Input clock = 2 to 10 MHz (fxx: 2 to 10 MHz)

6.5.2 Register

(1) PLL control register (PLLCTL)

The PLLCTL register is an 8-bit register that controls the security function of PLL and RTO. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 01H.

PLLCTL	7	6 0	5 0	4	3 0	<2> RTOST0 ^{Note}	<1> SELPLL	<0> PLLON			
	PLLON	PLL operation control									
	0	PLL stopped									
	1	PLL operating									
	SELPLL	PLL clock selection									
	0	Clock-through operation									
	1	PLL opera	ation								

6.5.3 Usage

www.DataSheet4U.com

(1) When PLL is used

- After reset has been released, the PLL operates (PLLCTL.PLLON bit = 1), but because the default mode is the clock-through mode (PLLCTL.SELPLL bit = 0), select the PLL mode (SELPLL bit = 1).
- To set the STOP mode in which the main clock is stopped, or to set the IDLE mode, first select the clockthrough mode and then stop the PLL. To return from the IDLE or STOP mode, first enable PLL operation (PLLON bit = 1), and then select the PLL mode (SELPLL bit = 1).
- To enable the PLL operation, first set the PLLON bit to 1, wait for 200 μs, and then set the SELPLL bit to 1.
 To stop the PLL, first select the clock-through mode (SELPLL bit = 0), wait for 8 clocks or more, and then stop the PLL (PLLON bit = 0).

(2) When PLL is not used

- The clock-through mode (SELPLL bit = 0) is selected after reset has been released, but the PLL is operating (PLLON bit = 1) and must therefore be stopped (PLLON bit = 0).
- **Remark** The PLL is operable in the IDLE mode. To realize low power consumption, stop the PLL. Be sure to stop the PLL when shifting to the STOP mode.

www.DataSheet4U.com

Timer P (TMP) is a 16-bit timer/event counter.

7.1 Overview

An outline of TMP0 is shown below.

- Clock selection: 8 ways
- Capture trigger input pins: 2
- External event count input pins: 1
- External trigger input pins: 1
- Timer/counters: 1
- Capture/compare registers: 2
- Capture/compare match interrupt request signals: 2
- Timer output pins: 2

7.2 Functions

TMP0 has the following functions.

- Interval timer
- External event counter
- External trigger pulse output
- One-shot pulse output
- PWM output
- Free-running timer
- Pulse width measurement

7.3 Configuration

www.DataSheet4U.com

TMP0 includes the following hardware.

Table 7-1	Configuration	of TMP0
	Configuration	

Item	Configuration
Timer register	16-bit counter
Registers	TMP0 capture/compare registers 0, 1 (TP0CCR0, TP0CCR1) TMP0 counter read buffer register (TP0CNT) CCR0, CCR1 buffer registers
Timer inputs	2 (TIP00 ^{Note} , TIP01 pins)
Timer outputs	2 (TOP00, TOP01 pins)
Control registers	TMP0 control registers 0, 1 (TP0CTL0, TP0CTL1) TMP0 I/O control registers 0 to 2 (TP0IOC0 to TP0IOC2) TMP0 option register 0 (TP0OPT0)

Note The TIP00 pin functions alternately as a capture trigger input signal, external event count input signal, and external trigger input signal.




Figure 7-1. Block Diagram of TMP0

(1) 16-bit counter

This 16-bit counter can count internal clocks or external events.

The count value of this counter can be read by using the TP0CNT register.

When the TP0CTL0.TP0CE bit = 0, the value of the 16-bit counter is FFFFH. If the TP0CNT register is read at this time, 0000H is read.

Reset sets the TP0CE bit to 0. Therefore, the 16-bit counter is set to FFFFH.

(2) CCR0 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TP0CCR0 register is used as a compare register, the value written to the TP0CCR0 register is transferred to the CCR0 buffer register. When the count value of the 16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal (INTTP0CC0) is generated.

The CCR0 buffer register cannot be read or written directly.

The CCR0 buffer register is cleared to 0000H after reset, as the TP0CCR0 register is cleared to 0000H.

(3) CCR1 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TP0CCR1 register is used as a compare register, the value written to the TP0CCR1 register is transferred to the CCR1 buffer register. When the count value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTP0CC1) is generated.

The CCR1 buffer register cannot be read or written directly.

The CCR1 buffer register is cleared to 0000H after reset, as the TP0CCR1 register is cleared to 0000H.

(4) Edge detector

This circuit detects the valid edges input to the TIP00 and TIP01 pins. No edge, rising edge, falling edge, or both the rising and falling edges can be selected as the valid edge by using the TP0IOC1 and TP0IOC2 registers.

(5) Output controller

This circuit controls the output of the TOP00 and TOP01 pins. The output controller is controlled by the TP0IOC0 register.

(6) Selector

This selector selects the count clock for the 16-bit counter. Eight types of internal clocks or an external event can be selected as the count clock.

(7) Digital noise eliminator

This circuit is valid only when the TIP0a pin is used as a capture trigger input pin. This circuit is controlled by the TIP0a noise elimination register (PaNFC).

Remark a = 0, 1

7.4 Registers

www.DataSheet4U.com

(1) TMP0 control register 0 (TP0CTL0)

The TP0CTL0 register is an 8-bit register that controls the operation of TMP0.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

The same value can always be written to the TP0CTL0 register by software.

	<7>	6	5	4	3	2	1	0		
TP0CTL0	TP0CE	0	0	0	0	TP0CKS2	TP0CKS1	TPOCKSO		
			· · ·	·						
	TP0CE			TMP0	operatio	n control				
	0	TMP0 ope	eration disat	oled (TMP0	reset as	synchronous	y ^{Note}).			
	1	1 TMP0 operation enabled. TMP0 operation started.								
	TP0CKS2	TP0CKS1	TP0CKS0		Interna	al count clock	selection			
0 0 0	0	0	fxx							
	0	0	1	fxx/2						
	0	1	0	fxx/4						
	0	1	1	fxx/8						
	1	0	0	fxx/16						
	1	0	1	fxx/32						
	1	1	0	fxx/64						
	1	1	1	fxx/128						
		5 1. Set t Whe TP00	he TP0CK n the va	S2 to TP lue of th P0CKS0 I	OCKS0 le TP0 bits car	timer output bits when CE bit is the set sir	the TP0C changed	E bit = 0. from 0		

(2) TMP0 control register 1 (TP0CTL1)

The TP0CTL1 register is an 8-bit register that controls the operation of TMP0. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H. www.DataSheet4U.com

TP0CTL1	0	<6>	<5>	4	3	2	1	0			
	0	TP0EST	TP0EEE	0	0	TP0MD2	TP0MD1	TP0MD0			
	TP0EST			Softwa	are trigger	control					
	0				-						
	1	 In one-sl 	enerate a valid signal for external trigger input. n one-shot pulse output mode: A one-shot pulse is output with writing 1 to the TP0EST bit as the trigger. n external trigger pulse output mode: A PWM waveform is output with writing 1 to the TP0EST bit as the trigger.								
	TP0EEE			Cour	t clock sel	ection					
	0	(Perform o	able operation with external event count input. form counting with the count clock selected by the TP0CTL0.TP0CK0 P0CTL0.TP0CK2 bits.)								
	1		able operation with external event count input. erform counting at the valid edge of the external event count input								
		EEE bit selects whether counting is performed with the internal count clock lid edge of the external event count input.									
	TP0MD2	TP0MD1	TP0MD0	Timer mode selection							
	0	0	0	Interval t	imer mode	e					
	0	0	1	External	event cou	nt mode					
	0	1	0	External	trigger pu	lse output n	node				
		1	1	One-sho	t pulse ou	tput mode					
	0										
	0	0	0	PWW ou	tput mode						
	1	0	1	Free-run	ning timer	mode					
	1	-	_	Free-run Pulse wi	ning timer		de				

(3) TMP0 I/O control register 0 (TP0IOC0)

www.DataSheet4U.com The TP0IOC0 register is an 8-bit register that controls the timer output (TOP00, TOP01 pins). This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

Г

	7	6	5	4	3	<2>	1	<0>					
TP0IOC0	0	0	0	0	TP0OL1	TP0OE1	TP0OL0	TP0OE0					
	TP0OL1			TOP01 p	oin output le	vel setting							
	0	TOP01	pin output	inversion d	isabled								
	1	TOP01	pin output	inversion e	nabled								
	TP0OE1	TOP01 pin output setting											
	0	• When '	ner output disabled When TP0OL1 bit = 0: Low level is output from the TOP01 pin When TP0OL1 bit = 1: High level is output from the TOP01 pin										
	1	Timer ou	utput enabl	ed (a squa	re wave is o	utput from 1	he TOP01	pin).					
	TP0OL0		TOP00 pin output level setting										
	0	TOP00	pin output	inversion d	isabled								
	1	TOP00	TOP00 pin output inversion disabled TOP00 pin output inversion enabled										
	TP0OE0			TOPO	0 pin output	setting							
	0	• When [·]		t = 0: Low I	evel is outpu level is outp								
	1	Timer o	utput enabl	ed (a squa	re wave is o	utput from	the TOP00	pin).					
	Cautions	who wri mis set 2. Eve	en the TF tten whe stakenly the bits a en if the d TP0OEa	POCTLO.T en the 1 performe again. TPOOLa	TP0OE1, POCE bit = POCE bit d, clear th bit is ma 0, the TOP	0. (The = 1.) = TP0CE	same val If rewr bit to 0 when th	ue can bo iting was and the ne TP0CI					

(4) TMP0 I/O control register 1 (TP0IOC1)

The TP0IOC1 register is an 8-bit register that controls the valid edge of the capture trigger input signals (TIP00, TIP01 pins).

This register can be read or written in 8-bit units.

Reset sets this register to 00H.

	7	6	5	4	3	2	1	0						
TP0IOC1	0	0	0	0	TP0IS3	TP0IS2	TP0IS1	TP0IS0						
	TP0IS3	TP0IS2	Capture	e trigger in	put signal (TIP01 pin)	valid edge	setting						
	0	0	No edge	detection (capture ope	eration inva	lid)							
	0	1	Detection	Detection of rising edge										
	1	0	Detection	of falling e	edge									
	1	1	Detection	Detection of both edges										
			1											
	TP0IS1	TP0IS0	Capture	e trigger in	put signal (TIP00 pin)	valid edge	setting						
	0	0	No edge	detection (capture ope	eration inva	ılid)							
	0	1	1 Detection of rising edge 0 Detection of falling edge											
	1	0												
	1	1	Detection	of both ec	lges									
	Cautions			CE bit =	: 0. (The	TP0IS0 same va	lue can b							

(5) TMP0 I/O control register 2 (TP0IOC2)

The TP0IOC2 register is an 8-bit register that controls the valid edge of the external event count input signal (TIP00 pin) and external trigger input signal (TIP00 pin).

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

	eset: 00H		Address: FFFF5A4H							
TP0IOC2	7	6	5 4 3 2 1 0 0 0 TP0EES1 TP0EES0 TP0ETS1 TP0ETS0							
110002	0	0								
	TP0EES1	TP0EES0	External event count input signal (TIP00 pin) valid edge setting							
	0	0	No edge detection (external event count invalid)							
	0	1	Detection of rising edge							
	1	0								
	1									
	TP0ETS1	TP0ETS0	External trigger input signal (TIP00 pin) valid edge setting							
	0	0	No edge detection (external trigger invalid)							
	0	1	Detection of rising edge							
	1	0	Detection of falling edge							
	1	1	Detection of both edges							
	.									
	Cautions	bits can mist set t 2. The TP0 mod	rrite the TP0EES1, TP0EES0, TP0ETS1, and TP0ETS0 when the TP0CTL0.TP0CE bit = 0. (The same value be written when the TP0CE bit = 1.) If rewriting was takenly performed, clear the TP0CE bit to 0 and then the bits again. TP0EES1 and TP0EES0 bits are valid only when the CTL1.TP0EEE bit = 1 or when the external event count de (TP0CTL1.TP0MD2 to TP0CTL1.TP0MD0 bits = 001) been set.							

(6) TMP0 option register 0 (TP0OPT0)

The TP0OPT0 register is an 8-bit register used to set the capture/compare operation and detect an overflow. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

Г

	7	6	5	4	3	2	1	<0>					
TP0OPT0	0	0	TP0CCS	I TP0CCS0	0	0	0	TP00VF					
	TP0CCS1		TP0C	CR1 register	capture/c	ompare se	election						
	0	Compar	e register s	elected									
	1	1 Capture register selected											
	The TP0	The TP0CCS1 bit setting is valid only in the free-running timer mode.											
	TP0CCS0		TROC	CPO register	oonturo/o								
	0	Comros	TP0CCR0 register capture/compare selection										
	-	0 Compare register selected 1 Capture register selected											
	The TP0CCS0 bit setting is valid only in the free-running timer mode.												
	TP0	TP0OVF TMP0 overflow detection flag											
	Set (1)		Overflow	occurred									
	Reset (0)		TP00VF	bit 0 written o	or TP0CT	L0.TP0CE	bit = 0						
	FFFH mode. • An inter TP0OVI than the • The TP register • The TP	 The TPOOVF bit is reset when the 16-bit counter count value overflows from FFFFH to 0000H in the free-running timer mode or the pulse width measurement mode. An interrupt request signal (INTTPOOV) is generated at the same time that the TPOOVF bit is set to 1. The INTTPOOV signal is not generated in modes other than the free-running timer mode and the pulse width measurement mode. The TPOOVF bit is not cleared even when the TPOOVF bit or the TPOOPT0 register are read when the TPOOVF bit = 1. The TPOOVF bit can be both read and written, but the TPOOVF bit cannot be set to 1 by software. Writing 1 has no influence on the operation of TMP0. 											
	Cautions	bit bit	= 0. (The = 1.) If re	FP0CCS1 ar same valu ewriting wa 0 and then	e can b s mista	e writter kenly pe	n when erformed	the TP0CI					

(7) TMP0 capture/compare register 0 (TP0CCR0)

The TP0CCR0 register can be used as a capture register or a compare register depending on the mode. This register can be used as a capture register or a compare register only in the free-running timer mode, depending on the setting of the TP0OPT0.TP0CCS0 bit. In the pulse width measurement mode, the TP0CCR0 register can be used only as a capture register. In any other mode, this register can be used only as a compare register.

The TP0CCR0 register can be read or written during operation.

This register can be read or written in 16-bit units.

Reset sets this register to 0000H.

Caution Accessing the TP0CCR0 register is disabled during subclock operation with the main clock stopped. For details, refer to 3.4.8 (1) (b).

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 TP0CCR0 <td< th=""><th>After res</th><th>set: 0</th><th>000H</th><th>F</th><th>₹/W</th><th>Adı</th><th>dress:</th><th>: FFF</th><th>FF5A</th><th>\6H</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></td<>	After res	set: 0	000H	F	₹/W	Adı	dress:	: FFF	FF5A	\6H							
TPOCCR0		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TP0CCR0																

(a) Function as compare register

The TP0CCR0 register can be rewritten even when the TP0CTL0.TP0CE bit = 1.

www.DataSheet4U.com

The set value of the TP0CCR0 register is transferred to the CCR0 buffer register. When the value of the 16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal (INTTP0CC0) is generated. If TOP00 pin output is enabled at this time, the output of the TOP00 pin is inverted.

When the TPOCCR0 register is used as a cycle register in the interval timer mode, external event count mode, external trigger pulse output mode, one-shot pulse output mode, or PWM output mode, the value of the 16-bit counter is cleared (0000H) if its count value matches the value of the CCR0 buffer register.

(b) Function as capture register

When the TP0CCR0 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TP0CCR0 register if the valid edge of the capture trigger input pin (TIP00 pin) is detected. In the pulse width measurement mode, the count value of the 16-bit counter is stored in the TP0CCR0 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIP00 pin) is detected.

Even if the capture operation and reading the TP0CCR0 register conflict, the correct value of the TP0CCR0 register can be read.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Operation Mode	Capture/Compare Register	How to Write Compare Register
Interval timer	Compare register	Anytime write
External event counter	Compare register	Anytime write
External trigger pulse output	Compare register	Batch write
One-shot pulse output	Compare register	Anytime write
PWM output	Compare register	Batch write
Free-running timer	Capture/compare register	Anytime write
Pulse width measurement	Capture register	_

Table 7-2. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

(8) TMP0 capture/compare register 1 (TP0CCR1)

The TP0CCR1 register can be used as a capture register or a compare register depending on the mode. This register can be used as a capture register or a compare register only in the free-running timer mode, depending on the setting of the TP0OPT0.TP0CCS1 bit. In the pulse width measurement mode, the TP0CCR1 register can be used only as a capture register. In any other mode, this register can be used only as a compare register.

The TP0CCR1 register can be read or written during operation.

This register can be read or written in 16-bit units.

Reset sets this register to 0000H.

Caution Accessing the TP0CCR1 register is disabled during subclock operation with the main clock stopped. For details, refer to 3.4.8 (1) (b).

After res	set: 0	000H	F	R/W	Ad	dress	: FFF	FF5A	\8H							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TP0CCR1																

(a) Function as compare register

The TP0CCR1 register can be rewritten even when the TP0CTL0.TP0CE bit = 1.

www.DataSheet4U.com

The set value of the TP0CCR1 register is transferred to the CCR1 buffer register. When the value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTP0CC1) is generated. If TOP01 pin output is enabled at this time, the output of the TOP01 pin is inverted.

(b) Function as capture register

When the TP0CCR1 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TP0CCR1 register if the valid edge of the capture trigger input pin (TIP01 pin) is detected. In the pulse width measurement mode, the count value of the 16-bit counter is stored in the TP0CCR1 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIP01 pin) is detected.

Even if the capture operation and reading the TP0CCR1 register conflict, the correct value of the TP0CCR1 register can be read.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Operation Mode	Capture/Compare Register	How to Write Compare Register
Interval timer	Compare register	Anytime write
External event counter	Compare register	Anytime write
External trigger pulse output	Compare register	Batch write
One-shot pulse output	Compare register	Anytime write
PWM output	Compare register	Batch write
Free-running timer	Capture/compare register	Anytime write
Pulse width measurement	Capture register	_

Table 7-3. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

(9) TMP0 counter read buffer register (TP0CNT)

The TP0CNT register is a read buffer register that can read the count value of the 16-bit counter. If this register is read when the TP0CTL0.TP0CE bit = 1, the count value of the 16-bit timer can be read. This register is read-only, in 16-bit units.

The value of the TP0CNT register is cleared to 0000H when the TP0CE bit = 0. If the TP0CNT register is read at this time, the value of the 16-bit counter (FFFFH) is not read, but 0000H is read.

The value of the TP0CNT register is cleared to 0000H after reset, as the TP0CE bit is cleared to 0.

Caution Accessing the TP0CNT register is disabled during subclock operation with the main clock stopped. For details, refer to 3.4.8 (1) (b).

After re:	After reset: 0000H R Address: FFFFF5AAH															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TPOCNT																

7.5 Operation

www.DataSheet4U.com

TMP0 can perform the following operations.

Operation	TP0CTL1.TP0EST Bit (Software Trigger Bit)	TIP00 Pin (External Trigger Input)	Capture/Compare Register Setting	Compare Register Write
Interval timer mode	Invalid	Invalid	Compare only	Anytime write
External event count mode ^{Note 1}	Invalid	Invalid	Compare only	Anytime write
External trigger pulse output mode ^{Note 2}	Valid	Valid	Compare only	Batch write
One-shot pulse output mode ^{Note 2}	Valid	Valid	Compare only	Anytime write
PWM output mode	Invalid	Invalid	Compare only	Batch write
Free-running timer mode	Invalid	Invalid	Switching enabled	Anytime write
Pulse width measurement mode ^{Note 2}	Invalid	Invalid	Capture only	Not applicable

Notes 1. To use the external event count mode, specify that the valid edge of the TIP00 pin capture trigger input is not detected (by clearing the TP0IOC1.TP0IS1 and TP0IOC1.TP0IS0 bits to "00").

2. When using the external trigger pulse output mode, one-shot pulse output mode, and pulse width measurement mode, select the internal clock as the count clock (by clearing the TP0CTL1.TP0EEE bit to 0).

7.5.1 Interval timer mode (TP0MD2 to TP0MD0 bits = 000)

In the interval timer mode, an interrupt request signal (INTTP0CC0) is generated at the specified interval if the TP0CTL0.TP0CE bit is set to 1. A square wave whose half cycle is equal to the interval can be output from the TOP00 pin.

Usually, the TP0CCR1 register is not used in the interval timer mode.







Figure 7-3. Basic Timing of Operation in Interval Timer Mode



When the TP0CE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H in synchronization with the count clock, and the counter starts counting. At this time, the output of the TOP00 pin is inverted. Additionally, Sheet4U.com the set value of the TP0CCR0 register is transferred to the CCR0 buffer register.

When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is cleared to 0000H, the output of the TOP00 pin is inverted, and a compare match interrupt request signal (INTTP0CC0) is generated.

The interval can be calculated by the following expression.

Interval = (Set value of TP0CCR0 register + 1) × Count clock cycle






Figure 7-4. Register Setting for Interval Timer Mode Operation (2/2)

www.DataSheet4U.com

(d)		unter read buffer register (TP0CNT) g the TP0CNT register, the count value of the 16-bit counter can be read.
(e)	•	oture/compare register 0 (TP0CCR0) CCR0 register is set to D₀, the interval is as follows.
	Interval =	$(D_0 + 1) imes Count clock cycle$
(f)	Usually, th TP0CCR1 (INTTP0C buffer regi	bure/compare register 1 (TP0CCR1) the TP0CCR1 register is not used in the interval timer mode. However, the set value of the register is transferred to the CCR1 buffer register. A compare match interrupt request signal C1) is generated when the count value of the 16-bit counter matches the value of the CCR1 ster. mask the interrupt request by using the corresponding interrupt mask flag (TP0CCMK1).
	Remark	TMP0 I/O control register 1 (TP0IOC1), TMP0 I/O control register 2 (TP0IOC2), and TMP0 option register 0 (TP0OPT0) are usually not used in the interval timer mode. However, set the TP0IOC2 register to use the external event count input.

(1) Interval timer mode operation flow

www.DataSheet4U.com





Figure 7-5. Software Processing Flow in Interval Timer Mode

(2) Interval timer mode operation timing

(a) Operation if TP0CCR0 register is cleared to 0000H


If the TP0CCR0 register is cleared to 0000H, the INTTP0CC0 signal is generated at each count clock, and the output of the TOP00 pin is inverted.

The value of the 16-bit counter is always 0000H.



(b) Operation if TP0CCR0 register is set to FFFFH


If the TP0CCR0 register is set to FFFFH, the 16-bit counter counts up to FFFFH. The counter is cleared to 0000H in synchronization with the next count-up timing. The INTTP0CC0 signal is generated and the output of the TOP00 pin is inverted. At this time, an overflow interrupt request signal (INTTP0OV) is not generated, nor is the overflow flag (TP0OPT0.TP0OVF bit) set to 1.



(c) Notes on rewriting TP0CCR0 register

To change the value of the TP0CCR0 register to a smaller value, stop counting once and then change the set value.

If the value of the TP0CCR0 register is rewritten to a smaller value during counting, the 16-bit counter may overflow.



If the value of the TP0CCR0 register is changed from D_1 to D_2 while the count value is greater than D_2 but less than D_1 , the count value is transferred to the CCR0 buffer register as soon as the TP0CCR0 register has been rewritten. Consequently, the value of the 16-bit counter that is compared is D_2 .

Because the count value has already exceeded D₂, however, the 16-bit counter counts up to FFFFH, overflows, and then counts up again from 0000H. When the count value matches D₂, the INTTPOCCO signal is generated and the output of the TOP00 pin is inverted.

Therefore, the INTTP0CC0 signal may not be generated at the interval time " $(D_1 + 1) \times Count clock cycle$ " or " $(D_2 + 1) \times Count clock cycle$ " originally expected, but may be generated at an interval of " $(10000H + D_2 + 1) \times Count clock period$ ".

(d) Operation of TP0CCR1 register




Figure 7-6. Configuration of TP0CCR1 Register

If the set value of the TP0CCR1 register is less than the set value of the TP0CCR0 register, the INTTP0CC1 signal is generated once per cycle. At the same time, the output of the TOP01 pin is inverted. The TOP01 pin outputs a square wave with the same cycle as that output by the TOP00 pin.




Figure 7-7. Timing Chart When $D_{01} \ge D_{11}$

If the set value of the TP0CCR1 register is greater than the set value of the TP0CCR0 register, the count value of the 16-bit counter does not match the value of the TP0CCR1 register. Consequently, the INTTP0CC1 signal is not generated, nor is the output of the TOP01 pin changed.





Figure 7-8. Timing Chart When Do1 < D11

7.5.2 External event count mode (TP0MD2 to TP0MD0 bits = 001)


In the external event count mode, the valid edge of the external event count input is counted when the TPOCTL0.TPOCE bit is set to 1, and an interrupt request signal (INTTPOCC0) is generated each time the specified number of edges have been counted. The timer output (TOP00, TOP01 pins) cannot be used.

Usually, the TP0CCR1 register is not used in the external event count mode.

Figure 7-9. Configuration in External Event Count Mode







When the TP0CE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H. The counter counts each time the valid edge of external event count input is detected. Additionally, the set value of the TP0CCR0 register is transferred to the CCR0 buffer register.

When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is cleared to 0000H, and a compare match interrupt request signal (INTTP0CC0) is generated.

The INTTP0CC0 signal is generated each time the valid edge of the external event count input has been detected (set value of TP0CCR0 register + 1) times.



	TP0CE					TP0CKS2	TP0CKS1	TPOCKSO)
TPOCTLO	0/1	0	0	0	0	0	0	0	
									0: Stop counting 1: Enable counting
(b) TN	IP0 cont	rol registe	er 1 (TP00	CTL1)					
F		TP0EST	TP0EEE			TP0MD2	TP0MD1	TP0MD0	1
TP0CTL1	0	0	0	0	0	0	0	1]
									0, 0, 1:
F	IP0 I/O c	ontrol reg	gister 0 (T	P0IOC0)	TP0OL1	TP0OE1	TP0OL0	TP0OE0	External event count mode
F	IP0 I/O c	ontrol reg	jister 0 (T 0	- P0IOC0) 0		TP0OE1	TP0OL0 0	0	External event count mode
(c) TN TP0IOC0 [TP0OL1			0	External event count mode
троюсо [0		0	0	TP0OL1			0	External event count mode
троюсо [0	0	0	0	TPOOL1 0		0	0	External event count mode 0: Disable TOP00 pin outp 0: Disable TOP01 pin outp
троюсо [0	0	0	0	TPOOL1 0	0	0	0	External event count mode 0: Disable TOP00 pin outp 0: Disable TOP01 pin outp

Figure 7-11. Register Setting for Operation in External Event Count Mode (2/2)

www.DataSheet4U.com

(e) TMP0 counter read buffer register (TP0CNT)

The count value of the 16-bit counter can be read by reading the TP0CNT register.

(f) TMP0 capture/compare register 0 (TP0CCR0)

If D_0 is set to the TP0CCR0 register, the counter is cleared and a compare match interrupt request signal (INTTP0CC0) is generated when the number of external event counts reaches ($D_0 + 1$).

(g) TMP0 capture/compare register 1 (TP0CCR1)

Usually, the TP0CCR1 register is not used in the external event count mode. However, the set value of the TP0CCR1 register is transferred to the CCR1 buffer register. When the count value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTP0CC1) is generated.

Therefore, mask the interrupt signal by using the interrupt mask flag (TP0CCMK1).

Remark TMP0 I/O control register 1 (TP0IOC1) and TMP0 option register 0 (TP0OPT0) are not used in the external event count mode.

(1) External event count mode operation flow

www.DataSheet4U.com




Figure 7-12. Flow of Software Processing in External Event Count Mode


(2) Operation timing in external event count mode

www.DataSheet4U.com

- Cautions 1. In the external event count mode, do not set the TP0CCR0 and TP0CCR1 registers to 0000H.
 - In the external event count mode, use of the timer output is disabled. If performing timer output using external event count input, set the interval timer mode, and select the operation enabled by the external event count input for the count clock (TP0CTL1.TP0MD2 to TP0CTL1.TP0MD0 bits = 000, TP0CTL1.TP0EEE bit = 1).

(a) Operation if TP0CCR0 register is set to FFFFH


If the TP0CCR0 register is set to FFFFH, the 16-bit counter counts to FFFFH each time the valid edge of the external event count signal has been detected. The 16-bit counter is cleared to 0000H in synchronization with the next count-up timing, and the INTTP0CC0 signal is generated. At this time, the TP0OPT0.TP0OVF bit is not set.



(b) Notes on rewriting the TP0CCR0 register

To change the value of the TP0CCR0 register to a smaller value, stop counting once and then change the set value.

If the value of the TP0CCR0 register is rewritten to a smaller value during counting, the 16-bit counter may overflow.



If the value of the TP0CCR0 register is changed from D_1 to D_2 while the count value is greater than D_2 but less than D_1 , the count value is transferred to the CCR0 buffer register as soon as the TP0CCR0 register has been rewritten. Consequently, the value that is compared with the 16-bit counter is D_2 .

Because the count value has already exceeded D₂, however, the 16-bit counter counts up to FFFFH, overflows, and then counts up again from 0000H. When the count value matches D₂, the INTTPOCCO signal is generated.

Therefore, the INTTPOCC0 signal may not be generated at the valid edge count of " $(D_1 + 1)$ times" or " $(D_2 + 1)$ times" originally expected, but may be generated at the valid edge count of " $(10000H + D_2 + 1)$ times".

(c) Operation of TP0CCR1 register

www.DataSheet4U.com





Figure 7-13. Configuration of TP0CCR1 Register

If the set value of the TP0CCR1 register is smaller than the set value of the TP0CCR0 register, the INTTP0CC1 signal is generated once per cycle.

Figure 7-14. Timing Chart When $D_{01} \ge D_{11}$



If the set value of the TP0CCR1 register is greater than the set value of the TP0CCR0 register, the INTTP0CC1 signal is not generated because the count value of the 16-bit counter and the value of the TP0CCR1 register do not match.





Figure 7-15. Timing Chart When Do1 < D11

7.5.3 External trigger pulse output mode (TP0MD2 to TP0MD0 bits = 010)

In the external trigger pulse output mode, 16-bit timer/event counter P waits for a trigger when the TP0CTL0.TP0CE bit is set to 1. When the valid edge of an external trigger input signal is detected, 16-bit timer/event counter P starts counting, and outputs a PWM waveform from the TOP01 pin.

Pulses can also be output by generating a software trigger instead of using the external trigger. When using a software trigger, a square wave that has one cycle of the PWM waveform as half its cycle can also be output from the TOP00 pin.








Figure 7-17. Basic Timing in External Trigger Pulse Output Mode

www.DataSheet4U.com

16-bit timer/event counter P waits for a trigger when the TPOCE bit is set to 1. When the trigger is generated, the 16-bit counter is cleared from FFFFH to 0000H, starts counting at the same time, and outputs a PWM waveform from the TOP01 pin. If the trigger is generated again while the counter is operating, the counter is cleared to 0000H and restarted. (The output of the TOP00 pin is inverted. The TOP01 pin outputs a high level regardless of the status (high/low) when a trigger occurs.)

The active level width, cycle, and duty factor of the PWM waveform can be calculated as follows.

Active level width = (Set value of TP0CCR1 register) × Count clock cycle Cycle = (Set value of TP0CCR0 register + 1) × Count clock cycle Duty factor = (Set value of TP0CCR1 register)/(Set value of TP0CCR0 register + 1)

The compare match interrupt request signal INTTP0CC0 is generated when the 16-bit counter counts next time after its count value matches the value of the CCR0 buffer register, and the 16-bit counter is cleared to 0000H. The compare match interrupt request signal INTTP0CC1 is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

The value set to the TP0CCRa register is transferred to the CCRa buffer register when the count value of the 16-bit counter matches the value of the CCRa buffer register and the 16-bit counter is cleared to 0000H.

The valid edge of an external trigger input signal, or setting the software trigger (TP0CTL1.TP0EST bit) to 1 is used as the trigger.

Remark a = 0, 1





Figure 7-18. Setting of Registers in External Trigger Pulse Output Mode (1/2)

Figure 7-18. Setting of Registers in External Trigger Pulse Output Mode (2/2)

					TP0EES1	TP0EES0	TP0ETS1	TP0ETS0	-		
P0IOC2	0	0	0	0	0/1	0/1	0/1	0/1			
									Select valid edge of external trigger input Select valid edge of external event count input		
(e)	TMP0 coι The value			•		ading the	TPOCNT	register.			
(f)	TMP0 capture/compare registers 0 and 1 (TP0CCR0 and TP0CCR1) If D_0 is set to the TP0CCR0 register and D_1 to the TP0CCR1 register, the cycle and active level of the PWM waveform are as follows.										
	PVVIVI wav										
	Cycle =	(D₀ + 1) × evel width		ock cycle ount clock	cycle						

(1) Operation flow in external trigger pulse output mode









Figure 7-19. Software Processing Flow in External Trigger Pulse Output Mode (2/2)

(2) External trigger pulse output mode operation timing

www.DataSheet4U.com

(a) Note on changing pulse width during operation

To change the PWM waveform while the counter is operating, write the TP0CCR1 register last. Rewrite the TP0CCRa register after writing the TP0CCR1 register after the INTTP0CC0 signal is detected.



In order to transfer data from the TP0CCRa register to the CCRa buffer register, the TP0CCR1 register must be written. www.DataSheet4U.com

To change both the cycle and active level width of the PWM waveform at this time, first set the cycle to the TP0CCR0 register and then set the active level width to the TP0CCR1 register.

To change only the cycle of the PWM waveform, first set the cycle to the TP0CCR0 register, and then write the same value to the TP0CCR1 register.

To change only the active level width (duty factor) of the PWM waveform, only the TP0CCR1 register has to be set.

After data is written to the TP0CCR1 register, the value written to the TP0CCRa register is transferred to the CCRa buffer register in synchronization with clearing of the 16-bit counter, and is used as the value compared with the 16-bit counter.

To write the TP0CCR0 or TP0CCR1 register again after writing the TP0CCR1 register once, do so after the INTTP0CC0 signal is generated. Otherwise, the value of the CCRa buffer register may become undefined because the timing of transferring data from the TP0CCRa register to the CCRa buffer register conflicts with writing the TP0CCRa register.

Remark a = 0, 1

(b) 0%/100% output of PWM waveform

To output a 0% waveform, clear the TP0CCR1 register to 0000H. If the set value of the TP0CCR0 register is FFFFH, the INTTP0CC1 signal is generated periodically.


Count clock		
16-bit counter	$D_0 - 1$ D_0 0000 0001	$D_0 - 1$ D_0 0000
TP0CE bit	 <u>}</u> {	· · · · · · · · · · · · · · · · · · ·
TP0CCR0 register		<u>, Do</u>
TP0CCR1 register	 оооон	0000H
INTTP0CC0 signal	 ,ſ	,
INTTP0CC1 signal	 ,ſ	,
TOP01 pin output	 <u>}</u> {	<u>}</u>

To output a 100% waveform, set a value of (set value of TP0CCR0 register + 1) to the TP0CCR1 register. If the set value of the TP0CCR0 register is FFFFH, 100% output cannot be produced.


Count clock					
16-bit counter		$\int D_0 - 1 D_0$	0000 0001	$\int D_0 - 1 D_0$	0000
TP0CE bit		, ,		, ,	
TP0CCR0 register)	;	Do) Do	
TP0CCR1 register	D_0 + 1	\	Do + 1) Do + 1	
INTTP0CC0 signal		<u>}</u>		<u>,</u>	
INTTP0CC1 signal		·		<u></u>	
TOP01 pin output	,	·)	<u> </u>	}	

(c) Conflict between trigger detection and match with TP0CCR1 register

If the trigger is detected immediately after the INTTP0CC1 signal is generated, the 16-bit counter is immediately cleared to 0000H, the output signal of the TOP01 pin is asserted, and the counter continues counting. Consequently, the inactive period of the PWM waveform is shortened.




If the trigger is detected immediately before the INTTPOCC1 signal is generated, the INTTPOCC1 signal is not generated, and the 16-bit counter is cleared to 0000H and continues counting. The output signal of the TOP01 pin remains active. Consequently, the active period of the PWM waveform is extended.




(d) Conflict between trigger detection and match with TP0CCR0 register

If the trigger is detected immediately after the INTTPOCCO signal is generated, the 16-bit counter is cleared to 0000H and continues counting up. Therefore, the active period of the TOP01 pin is extended by time from generation of the INTTPOCCO signal to trigger detection.




If the trigger is detected immediately before the INTTP0CC0 signal is generated, the INTTP0CC0 signal is not generated. The 16-bit counter is cleared to 0000H, the TOP01 pin is asserted, and the counter continues counting. Consequently, the inactive period of the PWM waveform is shortened.



(e) Generation timing of compare match interrupt request signal (INTTP0CC1)

The timing of generation of the INTTP0CC1 signal in the external trigger pulse output mode differs from the timing of other INTTP0CC1 signals; the INTTP0CC1 signal is generated when the count value of the 16-bit counter matches the value of the TP0CCR1 register.



Usually, the INTTP0CC1 signal is generated in synchronization with the next count up, after the count value of the 16-bit counter matches the value of the TP0CCR1 register.

In the external trigger pulse output mode, however, it is generated one clock earlier. This is because the timing is changed to match the timing of changing the output signal of the TOP01 pin.

7.5.4 One-shot pulse output mode (TP0MD2 to TP0MD0 bits = 011)

In the one-shot pulse output mode, 16-bit timer/event counter P waits for a trigger when the TP0CTL0.TP0CE bit is set to 1. When the valid edge of an external trigger input is detected, 16-bit timer/event counter P starts counting, and outputs a one-shot pulse from the TOP01 pin.

Instead of the external trigger, a software trigger can also be generated to output the pulse. When the software trigger is used, the TOP00 pin outputs the active level while the 16-bit counter is counting, and the inactive level when the counter is stopped (waiting for a trigger).






Figure 7-20. Configuration in One-Shot Pulse Output Mode





www.DataSheet4U.com


When the TPOCE bit is set to 1, 16-bit timer/event counter P waits for a trigger. When the trigger is generated, the 16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs a one-shot pulse from the TOP01 pin. After the one-shot pulse is output, the 16-bit counter is set to FFFFH, stops counting, and waits for a trigger. If a trigger is generated again while the one-shot pulse is being output, it is ignored.

The output delay period and active level width of the one-shot pulse can be calculated as follows.

Output delay period = (Set value of TP0CCR1 register) \times Count clock cycle Active level width = (Set value of TP0CCR0 register – Set value of TP0CCR1 register + 1) \times Count clock cycle

The compare match interrupt request signal INTTPOCC0 is generated when the 16-bit counter counts after its count value matches the value of the CCR0 buffer register. The compare match interrupt request signal INTTPOCC1 is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

The valid edge of an external trigger input or setting the software trigger (TP0CTL1.TP0EST bit) to 1 is used as the trigger.






Figure 7-22. Setting of Registers in One-Shot Pulse Output Mode (2/2)

(d)	TMP0 I/O	control r	egister 2	(TP0IOC	2)				
					TP0EES1	TP0EES0	TP0ETS1	TP0ETS	0
TP0IOC2	0	0	0	0	0/1	0/1	0/1	0/1]
									Select valid edge of external trigger input
									Select valid edge of external event count input
	TMP0 cou The value				read by re	ading the	TPOCNT	register.	
	If D₀ is se delay peri	et to the T od of the o el width =	P0CCR0 pne-shot p (D1 – D0 -	register a oulse are ⊦ 1) × Cou	as follows unt clock c	he TP0C0			active level width and output
	Remark) control ı e-shot pul	-) and TM	P0 optior	n register	0 (TP0OPT0) are not used

(1) Operation flow in one-shot pulse output mode

www.DataSheet4U.com





Figure 7-23. Software Processing Flow in One-Shot Pulse Output Mode

(2) Operation timing in one-shot pulse output mode

(a) Note on rewriting TP0CCRa register

To change the set value of the TP0CCRa register to a smaller value, stop counting once, and then change the set value.

If the value of the TP0CCRa register is rewritten to a smaller value during counting, the 16-bit counter may overflow.



When the TP0CCR0 register is rewritten from D_{00} to D_{01} and the TP0CCR1 register from D_{10} to D_{11} where $D_{00} > D_{01}$ and $D_{10} > D_{11}$, if the TP0CCR1 register is rewritten when the count value of the 16-bit counter is greater than D_{11} and less than D_{10} and if the TP0CCR0 register is rewritten when the count value is greater than D_{01} and less than D_{00} , each set value is reflected as soon as the register has been rewritten and compared with the count value. The counter counts up to FFFFH and then counts up again from 0000H. When the count value matches D_{11} , the counter generates the INTTP0CC1 signal and asserts the TOP01 pin. When the count value matches D_{01} , the counter generates the INTTP0CC0 signal, deasserts the TOP01 pin, and stops counting.

Therefore, the counter may output a pulse with a delay period or active period different from that of the one-shot pulse that is originally expected.

Remark a = 0, 1

(b) Generation timing of compare match interrupt request signal (INTTP0CC1)

The generation timing of the INTTP0CC1 signal in the one-shot pulse output mode is different from other INTTP0CC1 signals; the INTTP0CC1 signal is generated when the count value of the 16-bit counter matches the value of the TP0CCR1 register.

Count clock	
16-bit counter	D1 - 2 D1 - 1 D1 D1 + 1 D1 + 2
TP0CCR1 register	D1
TOP01 pin output	
INTTP0CC1 signal	

Usually, the INTTP0CC1 signal is generated when the 16-bit counter counts up next time after its count value matches the value of the TP0CCR1 register.

In the one-shot pulse output mode, however, it is generated one clock earlier. This is because the timing is changed to match the change timing of the TOP01 pin.

7.5.5 PWM output mode (TP0MD2 to TP0MD0 bits = 100)

In the PWM output mode, a PWM waveform is output from the TOP01 pin when the TP0CTL0.TP0CE bit is set to 1. In addition, a pulse with one cycle of the PWM waveform as half its cycle is output from the TOP00 pin.




Figure 7-24. Configuration in PWM Output Mode




Figure 7-25. Basic Timing in PWM Output Mode

www.DataSheet4U.com

When the TP0CE bit is set to 1, the 16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs a PWM waveform from the TOP01 pin.

The active level width, cycle, and duty factor of the PWM waveform can be calculated as follows.

Active level width = (Set value of TP0CCR1 register) × Count clock cycle Cycle = (Set value of TP0CCR0 register + 1) × Count clock cycle Duty factor = (Set value of TP0CCR1 register)/(Set value of TP0CCR0 register + 1)

The PWM waveform can be changed by rewriting the TP0CCRa register while the counter is operating. The newly written value is reflected when the count value of the 16-bit counter matches the value of the CCR0 buffer register and the 16-bit counter is cleared to 0000H.

The compare match interrupt request signal INTTP0CC0 is generated when the 16-bit counter counts next time after its count value matches the value of the CCR0 buffer register, and the 16-bit counter is cleared to 0000H. The compare match interrupt request signal INTTP0CC1 is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

The value set to the TP0CCRa register is transferred to the CCRa buffer register when the count value of the 16-bit counter matches the value of the CCRa buffer register and the 16-bit counter is cleared to 0000H.

Remark a = 0, 1

Figure 7-26. Register Setting in PWM Output Mode (1/2)




Figure 7-26. Register Setting in PWM Output Mode (2/2)

www	Date	Shaa	51411	com

(d)	TMP0 I/O	control re	egister 2	(TP0IOC2	2)				
					TP0EES1	TP0EES0	TP0ETS1	TP0ETS0	
TP0IOC2	0	0	0	0	0/1	0/1	0	0	
									Select valid edge of external event count input.
• • •	ΤΜΡΟ coι The value			• •	,	ading the	TP0CNT	register.	
	TMP0 cap If D₀ is se PWM wav	t to the T	P0CCR0	register a	-			-	ycle and active level of the
	-	(D₀ + 1) × evel width		-	cycle				
	Remark	TMP0 I/C in the PW		-	(TP0IOC	I) and TM	P0 option	register (0 (TP0OPT0) are not used

(1) Operation flow in PWM output mode

www.DataSheet4U.com





Figure 7-27. Software Processing Flow in PWM Output Mode (1/2)






www.DataSheet4U.com

(2) PWM output mode operation timing

(a) Changing pulse width during operation

To change the PWM waveform while the counter is operating, write the TP0CCR1 register last. Rewrite the TP0CCRa register after writing the TP0CCR1 register after the INTTP0CC1 signal is detected.



To transfer data from the TP0CCRa register to the CCRa buffer register, the TP0CCR1 register must be written.

To change both the cycle and active level of the PWM waveform at this time, first set the cycle to the TP0CCR0 register and then set the active level to the TP0CCR1 register.

To change only the cycle of the PWM waveform, first set the cycle to the TP0CCR0 register, and then write the same value to the TP0CCR1 register.

To change only the active level width (duty factor) of the PWM waveform, only the TP0CCR1 register has to be set.

After data is written to the TP0CCR1 register, the value written to the TP0CCRa register is transferred to the CCRa buffer register in synchronization with clearing of the 16-bit counter, and is used as the value compared with the 16-bit counter.

To write the TP0CCR0 or TP0CCR1 register again after writing the TP0CCR1 register once, do so after the INTTP0CC0 signal is generated. Otherwise, the value of the CCRa buffer register may become undefined because the timing of transferring data from the TP0CCRa register to the CCRa buffer register conflicts with writing the TP0CCRa register.

Remark a = 0, 1

(b) 0%/100% output of PWM waveform

To output a 0% waveform, set the TP0CCR1 register to 0000H. If the set value of the TP0CCR0 register is FFFFH, the INTTP0CC1 signal is generated periodically.


Count clock 16-bit counter			
TP0CE bit		· · · · · · · · · · · · · · · · · · ·	<u>,</u>
TP0CCR0 register		D00	Doo
TP0CCR1 register	0000H	оооон	0000H
INTTP0CC0 signal		,	<u></u>
INTTP0CC1 signal		, ,	,
TOP01 pin output		<u>۲</u>	<u>}</u>

To output a 100% waveform, set a value of (set value of TP0CCR0 register + 1) to the TP0CCR1 register. If the set value of the TP0CCR0 register is FFFFH, 100% output cannot be produced.

Count clock			
16-bit counter		$\frac{1}{2}$ $\frac{1}$	$D_{00} - 1$ D_{00} 0000
TP0CE bit		,	,
TP0CCR0 register	 		Doo
TP0CCR1 register	D ₀₀ + 1	Doo + 1	Doo + 1
INTTP0CC0 signal		۶۲	,
INTTP0CC1 signal		<u>}</u>	<u>, </u>
TOP01 pin output		·	}

(c) Generation timing of compare match interrupt request signal (INTTP0CC1)

The timing of generation of the INTTPOCC1 signal in the PWM output mode differs from the timing of other INTTPOCC1 signals; the INTTPOCC1 signal is generated when the count value of the 16-bit counter matches the value of the TPOCCR1 register.





Usually, the INTTP0CC1 signal is generated in synchronization with the next counting up after the count value of the 16-bit counter matches the value of the TP0CCR1 register.

In the PWM output mode, however, it is generated one clock earlier. This is because the timing is changed to match the change timing of the output signal of the TOP01 pin.

7.5.6 Free-running timer mode (TP0MD2 to TP0MD0 bits = 101)

In the free-running timer mode, 16-bit timer/event counter P starts counting when the TP0CTL0.TP0CE bit is set to 1. At this time, the TP0CCRa register can be used as a compare register or a capture register, depending on the setting of the TP0OPT0.TP0CCS0 and TP0OPT0.TP0CCS1 bits.





When the TPOCE bit is set to 1, 16-bit timer/event counter P starts counting, and the output signals of the TOP00 and TOP01 pins are inverted. When the count value of the 16-bit counter later matches the set value of the TPOCCRa register, a compare match interrupt request signal (INTTPOCCa) is generated, and the output signal of the TOP0a pin is inverted.

The 16-bit counter continues counting in synchronization with the count clock. When it counts up to FFFFH, it generates an overflow interrupt request signal (INTTPOOV) at the next clock, is cleared to 0000H, and continues counting. At this time, the overflow flag (TP0OPT0.TP0OVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction by software.

The TP0CCRa register can be rewritten while the counter is operating. If it is rewritten, the new value is reflected at that time, and compared with the count value.




Figure 7-29. Basic Timing in Free-Running Timer Mode (Compare Function)

When the TPOCE bit is set to 1, the 16-bit counter starts counting. When the valid edge input to the TIP0a pin is detected, the count value of the 16-bit counter is stored in the TPOCCRa register, and a capture interrupt request signal (INTTPOCCa) is generated.

The 16-bit counter continues counting in synchronization with the count clock. When it counts up to FFFH, it generates an overflow interrupt request signal (INTTPOOV) at the next clock, is cleared to 0000H, and continues counting. At this time, the overflow flag (TP0OPT0.TP0OVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction by software.





Figure 7-30. Basic Timing in Free-Running Timer Mode (Capture Function)

Figure 7-31. Register Setting in Free-Running Timer Mode (1/2)

www.DataSheet4U.com






Figure 7-31. Register Setting in Free-Running Timer Mode (2/2)

www.DataSheet4U.com

(1) Operation flow in free-running timer mode

www.DataSheet4U.com

(a) When using capture/compare register as compare register





Figure 7-32. Software Processing Flow in Free-Running Timer Mode (Compare Function) (1/2)





(b) When using capture/compare register as capture register





Figure 7-33. Software Processing Flow in Free-Running Timer Mode (Capture Function) (1/2)






(2) Operation timing in free-running timer mode

(a) Interval operation with compare register

When 16-bit timer/event counter P is used as an interval timer with the TP0CCRa register used as a compare register, software processing is necessary for setting a comparison value to generate the next interrupt request signal each time the INTTP0CCa signal has been detected.



When performing an interval operation in the free-running timer mode, two intervals can be set with one channel.

To perform the interval operation, the value of the corresponding TP0CCRa register must be re-set in the interrupt servicing that is executed when the INTTP0CCa signal is detected.

The set value for re-setting the TP0CCRa register can be calculated by the following expression, where "Da" is the interval period.

Compare register default value: $D_{\text{a}}-1$


Value set to compare register second and subsequent time: Previous set value + D_{a}

(If the calculation result is greater than FFFFH, subtract 10000H from the result and set this value to the register.)

Remark a = 0, 1

(b) Pulse width measurement with capture register

When pulse width measurement is performed with the TP0CCRa register used as a capture register, software processing is necessary for reading the capture register each time the INTTP0CCa signal has been detected and for calculating an interval.




When executing pulse width measurement in the free-running timer mode, two pulse widths can be measured with one channel.

To measure a pulse width, the pulse width can be calculated by reading the value of the TP0CCRa register in synchronization with the INTTP0CCa signal, and calculating the difference between the read value and the previously read value.

Remark a = 0, 1


(c) Processing of overflow when two capture registers are used


Care must be exercised in processing the overflow flag when two capture registers are used. First, an example of incorrect processing is shown below.



When two capture registers are used, and if the overflow flag is cleared to 0 by one capture register, the other capture register may not obtain the correct pulse width.


Use software when using two capture registers. An example of how to use software is shown below.






(d) Processing of overflow if capture trigger interval is long

If the pulse width is greater than one cycle of the 16-bit counter, care must be exercised because an overflow may occur more than once from the first capture trigger to the next. First, an example of incorrect processing is shown below.



If an overflow occurs twice or more when the capture trigger interval is long, the correct pulse width may not be obtained.

If the capture trigger interval is long, slow the count clock to lengthen one cycle of the 16-bit counter, or use software. An example of how to use software is shown next.



 \rightarrow When the overflow counter is "N", the pulse width can be calculated by (N \times 10000H + D_{a1} -

In this example, the pulse width is $(20000H + D_{a1} - D_{a0})$ because an overflow occurs twice.

Read the overflow counter.

Clear the overflow counter (0H).

Da0).

(e) Clearing overflow flag

The overflow flag can be cleared to 0 by clearing the TP0OVF bit to 0 with the CLR instruction and by writing 8-bit data (bit 0 is 0) to the TP0OPT0 register. To accurately detect an overflow, read the TP0OVF bit when it is 1, and then clear the overflow flag by using a bit manipulation instruction.

(i) Operation to write 0 (without conflict with setting)	(iii) Operation to clear to 0 (without conflict with setting)
Overflow set signal 0 write signal Overflow flag (TP0OVF bit)	Overflow set signal 0 write signal Register access signal Read Write Overflow flag (TPOOVF bit)
(ii) Operation to write 0 (conflict with setting)	(iv) Operation to clear to 0 (conflict with setting)
Overflow set signal 0 write signal Overflow flag (TP0OVF bit)	Overflow set signal 0 write signal Register access signal Overflow flag (TP0OVF bit)

To clear the overflow flag to 0, read the overflow flag to check if it is set to 1, and clear it with the CLR instruction. If 0 is written to the overflow flag without checking if the flag is 1, the set information of overflow may be erased by writing 0 ((ii) in the above chart). Therefore, software may judge that no overflow has occurred even when an overflow actually has occurred.

If execution of the CLR instruction conflicts with occurrence of an overflow when the overflow flag is cleared to 0 with the CLR instruction, the overflow flag remains set even after execution of the clear instruction.

7.5.7 Pulse width measurement mode (TP0MD2 to TP0MD0 bits = 110)

In the pulse width measurement mode, 16-bit timer/event counter P starts counting when the TP0CTL0.TP0CE bit is set to 1. Each time the valid edge input to the TIP0a pin has been detected, the count value of the 16-bit counter is stored in the TP0CCRa register, and the 16-bit counter is cleared to 0000H.

The interval of the valid edge can be measured by reading the TP0CCRa register after a capture interrupt request signal (INTTP0CCa) occurs.

Select either the TIP00 or TIP01 pin as the capture trigger input pin. Specify "No edge detected" by using the TP0IOC1 register for the unused pins.

When an external clock is used as the count clock, measure the pulse width of the TIP01 pin because the external clock is fixed to the TIP00 pin. At this time, clear the TP0IOC1.TP0IS1 and TP0IOC1.TP0IS0 bits to 00 (capture trigger input (TIP00 pin): No edge detected).




Figure 7-34. Configuration in Pulse Width Measurement Mode




Figure 7-35. Basic Timing in Pulse Width Measurement Mode

www.DataSheet4U.com

When the TPOCE bit is set to 1, the 16-bit counter starts counting. When the valid edge input to the TIPOa pin is later detected, the count value of the 16-bit counter is stored in the TPOCCRa register, the 16-bit counter is cleared to 0000H, and a capture interrupt request signal (INTTPOCCa) is generated.

The pulse width is calculated as follows.

Pulse width = Captured value × Count clock cycle

If the valid edge is not input to the TIP0a pin even when the 16-bit counter counted up to FFFFH, an overflow interrupt request signal (INTTPOOV) is generated at the next count clock, and the counter is cleared to 0000H and continues counting. At this time, the overflow flag (TP0OPT0.TP0OVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction via software.


If the overflow flag is set to 1, the pulse width can be calculated as follows.

Pulse width = (10000H × TP0OVF bit set (1) count + Captured value) × Count clock cycle

Remark a = 0, 1

Figure 7-36. Register Setting in Pulse Width Measurement Mode (1/2)





(e) ·	TMP0 opt	ion regis	ter 0 (TP0	OPT0)				
			TP0CCS1	TP0CCS0				TP0OVF
TP0OPT0	0	0	0	0	0	0	0	0/1
								Overflow flag
.,		unter reac of the 16-		•		ading the	TPOCNT	register.
(g)	ГМР0 сар	oture/com	pare regi	sters 0 a	nd 1 (TP(CCR0 ar	d TP0CC	R1)
	These reg detected.	isters stor	e the cou	nt value o	f the 16-b	it counter	when the	e valid edge input to the TIP0a pin is
I	Remarks	 TMP0 a = 0, 		ol registe	r 0 (TP0IC	DC0) is no	ot used in	the pulse width measurement mode.

Figure 7-36. Register Setting in Pulse Width Measurement Mode (2/2)

www.DataSheet4U.com

(1) Operation flow in pulse width measurement mode

FFFFH 16-bit counter 0000H TP0CE bit TIP00 pin input D٥ 0000H **TP0CCR0** register 0000H Dı D₂ INTTP0CC0 signal <1> <2> <1> Count operation start flow START Register initial setting Initial setting of these registers TP0CTL0 register is performed before setting the (TP0CKS0 to TP0CKS2 bits), TPOCE bit to 1. TP0CTL1 register, TP0IOC1 register, TP0IOC2 register, **TP0OPT0** register Set TP0CTL0 register The TP0CKS0 to TP0CKS2 bits can (TPOCE bit = 1)be set at the same time when counting has been started (TP0CE bit = 1). <2> Count operation stop flow The counter is initialized and counting is stopped by clearing the TP0CE bit to 0. TP0CE bit = 0 STOP

Figure 7-37. Software Processing Flow in Pulse Width Measurement Mode

www.DataSheet4U.com

(2) Operation timing in pulse width measurement mode

(a) Clearing overflow flag

Г

The overflow flag can be cleared to 0 by clearing the TP0OVF bit to 0 with the CLR instruction and by writing 8-bit data (bit 0 is 0) to the TP0OPT0 register. To accurately detect an overflow, read the TP0OVF bit when it is 1, and then clear the overflow flag by using a bit manipulation instruction.

(i) Operation to write 0 (without conflict with setting)	(iii) Operation to clear to 0 (without conflict with setting)
Overflow set signal 0 write signal Overflow flag (TP0OVF bit)	Overflow set signal 0 write signal Register access signal Overflow flag (TPOOVF bit)
(ii) Operation to write 0 (conflict with setting)	(iv) Operation to clear to 0 (conflict with setting)
Overflow set signal 0 write signal Overflow flag (TP0OVF bit)	Overflow set signal 0 write signal Register access signal Overflow flag H (TPOOVF bit) H

To clear the overflow flag to 0, read the overflow flag to check if it is set to 1, and clear it with the CLR instruction. If 0 is written to the overflow flag without checking if the flag is 1, the set information of overflow may be erased by writing 0 ((ii) in the above chart). Therefore, software may judge that no overflow has occurred even when an overflow actually has occurred.

If execution of the CLR instruction conflicts with occurrence of an overflow when the overflow flag is cleared to 0 with the CLR instruction, the overflow flag remains set even after execution of the clear instruction.

7.5.8 Timer output operations

The following table shows the operations and output levels of the TOP00 and TOP01 pins.

www.DataSheet4U.com

Operation Mode	TOP01 Pin	TOP00 Pin
Interval timer mode	Square wave output	
External event count mode	Square wave output	-
External trigger pulse output mode	External trigger pulse output	Square wave output
One-shot pulse output mode	One-shot pulse output	
PWM output mode	PWM output	
Free-running timer mode	Square wave output (only when con	npare function is used)
Pulse width measurement mode		-

Table 7-4. Timer Output Control in Each Mode

Table 7-5. Truth Table of TOP00 and TOP01 Pins Under Control of Timer Output Control Bits

TP0IOC0.TP0OLa Bit	TP0IOC0.TP0OEa Bit	TP0CTL0.TP0CE Bit	Level of TOP0a Pin
0	0	×	Low-level output
	1	0	Low-level output
		1	Low level immediately before counting, high level after counting is started
1	0	×	High-level output
	1	0	High-level output
		1	High level immediately before counting, low level after counting is started

Remark a = 0, 1

7.6 Eliminating Noise on Capture Trigger Input Pin (TIP0a)

The TIP0a pin has a digital noise eliminator.

However, this circuit is valid only when the pin is used as a capture trigger input pin; it is invalid when the pin is used as an external event count input pin or external trigger input pin.

Digital noise can be eliminated by specifying the alternate function of the TIP0a pin using the PMC3, PFC3, and PFCE3 registers.


The number of times of sampling can be selected from three or two by using the PaNFC.PaNFSTS bit. The sampling clock can be selected from fxx, fxx/2, fxx/4, fxx/16, fxx/32, or fxx/64, by using the PaNFC.PaNFC2 to PaNFC.PaNFC0 bits.

(1) TIP0a noise elimination control register (PaNFC)

This register is used to select the sampling clock and the number of times of sampling for eliminating digital noise.

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.



<Setting procedure>

- <1> Select the number of times of sampling and the sampling clock by using the PaNFC register. www.DataSheet4U.com
- <2> Select the alternate function (of the TIP0a pin) by using the PMC3, PFC3, and PFCE3 registers.
- <3> Set the operating mode of TMP0 (such as the capture mode or the valid edge of the capture trigger).
- <4> Enable the TMP0 count operation.

<Noise elimination width>

The digital noise elimination width (t_{WTIPa}) is as follows, where T is the sampling clock period and M is the number of times of sampling.


- twTIPa < (M 1)T: Accurately eliminated as noise
- $(M 1)T \le t_{WTIPa} < MT$: Eliminated as noise or detected as valid edge
- twTIPa ≥ MT: Accurately detected as valid edge

Therefore, a pulse width of MT or longer must be input so that the valid edge of the capture trigger input can be accurately detected.

7.7 Cautions

(1) Capture operation

When the capture operation is used and fxx/8, fxx/16, fxx/32, fxx/64, fxx/128, or the external event counter (TP0CLT1.TP0EEE bit = 1) is selected as the count clock, FFFFH, not 0000H, may be captured in the TP0CCRn register if the capture trigger is input immediately after the TP0CE bit is set to 1.



CHAPTER 8 16-BIT TIMER/EVENT COUNTER 0

www.DataSheet4U.com

In the V850ES/KG2, four channels of 16-bit timer/event counter 0 are provided.

8.1 Functions

16-bit timer/event counter 0n has the following functions (n = 0 to 3).

(1) Interval timer

16-bit timer/event counter 0n generates an interrupt request at the preset time interval.

(2) Square-wave output

16-bit timer/event counter 0n can output a square wave with any selected frequency.

(3) External event counter

16-bit timer/event counter 0n can measure the number of pulses of an externally input signal.

(4) One-shot pulse output

16-bit timer/event counter 0n can output a one-shot pulse whose output pulse width can be set freely.

(5) PPG output

16-bit timer/event counter 0n can output a rectangular wave whose frequency and output pulse width can be set freely.

(6) Pulse width measurement

16-bit timer/event counter 0n can measure the pulse width of an externally input signal.

8.2 Configuration

www.DataSheet4U.com

16-bit timer/event counter 0n includes the following hardware.

Table 8-1.	Configuration of 16-Bit Timer/Event Counter 0n
------------	--

Item	Configuration
Time/counter	16-bit timer counter 0n (TM0n)
Register	16-bit timer capture/compare registers: 16-bit × 2 (CR0n0, CR0n1)
Timer input	2 (TI0n0, TI0n1 pins)
Timer output	1 (TO0n pin), output controller
Control registers ^{Note}	16-bit timer mode control register 0n (TMC0n) Capture/compare control register 0n (CRC0n)
	16-bit timer output control register 0n (TOC0n)
	Prescaler mode register 0n (PRM0n)
	Selector operation control register 1 (SELCNT1)

Note To use the TI0n0, TI0n1, and TO0n pin functions, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

The block diagram is shown below.




Figure 8-1. Block Diagram of 16-Bit Timer/Event Counter 0n

(1) 16-bit timer counter 0n (TM0n)

www.DataSheet4U.com

The TM0n register is a 16-bit read-only register that counts count pulses. The counter is incremented in synchronization with the rising edge of the count clock.

After res	set: 0	000H	F	3	Addre	ess: T	-M00	FFF	F600)H, TN	M01 I	FFFF	F610	H,		
						Т	M02	FFF	F620)H, TM	403 I	FFFF	F630	Η		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM0n																
(n = 0 to 3)																

The count value of the TM0n register can be read by reading the TM0n register when the values of the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits are other than 00. The value of the TM0n register is 0000H if it is read when the TMC0n3 and TMC0n2 bits are 00.

The count value is reset to 0000H in the following cases.

- At reset signal generation
- If the TMC0n3 and TMC0n2 bits are cleared to 00
- If the valid edge of the TI0n0 pin is input in the mode in which the clear & start occurs when inputting the valid edge to the TI0n0 pin
- If the TM0n register and the CR0n0 register match in the mode in which the clear & start occurs when the TM0n register and the CR0n0 register match
- The TOCOn.OSPT0n bit is set to 1 in one-shot pulse output mode or the valid edge is input to the TI0n0 pin

Remark n = 0 to 3

(2) 16-bit timer capture/compare register 0n0 (CR0n0), 16-bit timer capture/compare register 0n1 (CR0n1)

The CR0n0 and CR0n1 registers are 16-bit registers that are used with a capture function or comparison function selected by using the CRC0n register.


Change of the value of the CR0n0 register while the timer is operating (TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = other than 00) is prohibited.

The value of the CR0n1 register can be changed during operation if the value has been set in a specific way. For details, see **8.5.1 Rewriting CR0n0 register during TM0n operation**.

These registers can be read or written in 16-bit units.

Reset sets these registers to 0000H.

(a) 16-bit timer capture/compare register 0n0 (CR0n0)



(i) When the CR0n0 register is used as a compare register

The value set in the CR0n0 register is constantly compared with the TM0n register count value, and an interrupt request signal (INTTM0n0) is generated if they match. The value is held until the CR0n0 register is rewritten.

(ii) When the CR0n0 register is used as a capture register

The count value of the TM0n register is captured to the CR0n0 register when a capture trigger is input. As the capture trigger, an edge of a phase reverse to that of the TI0n0 pin or the valid edge of the TI0n1 pin can be selected by using the CRC0n or PRM0n register.

(b) 16-bit timer capture/compare register 0n1 (CR0n1)

After re	eset: C)000H	I F	R/W	Ad	dress	: CR	001 F	FFFF	- 604H	I, CR	011 F	FFFI	=614H	Η,	
							CR)21 F	FFFF	- 624⊦	I, CR	031 F	FFFI	=634H	4	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CR0n1																
(n = 0 to 3)																

(i) When using the CR0n1 register as a compare register

The value set to the CR0n1 register and the count value of the TM0n register are always compared and when these values match, an interrupt request signal (INTTM0n1) is generated.

(ii) When using the CR0n1 register as a capture register

The TM0n register count value is captured to the CR0n1 register by inputting a capture trigger. The valid edge of the TI0n0 pin can be selected as the capture trigger. The valid edge of the TI0n0 pin is set with the PRM0n register.

- Cautions 1. When the P33, P35, P92, and P94 pins are used as the valid edges of TI000, TI010, TI020, and TI030, and the timer output function is used, set the P34, P32, P30, and P31 pins as the timer output pins (TO00 to TO03).
 - 2. If clearing of the TMC0n3 and TMC0n2 bits to 00 and input of the capture trigger conflict, then the captured data is undefined.
 - 3. To change the mode from the capture mode to the comparison mode, first clear the TMC0n3 and TMC0n2 bits to 00, and then change the setting.

A value that has been once captured remains stored in the CR0n0 and CR0n1 registers unless the device is reset. If the mode has been changed to the comparison mode, be sure to set a comparison value.


(c) Setting range when used as compare register

When the CR0n0 or CR0n1 register is used as a compare register, set it as shown below.

www.DataSheet4U.com

Operation	CR0n0 Register	CR0n1 Register
 Operation as interval timer Operation as square-wave output Operation as external event counter 	0000H < N ≤ FFFFH	$0000H^{Note} \le M \le FFFFH$ Normally, this setting is not used. Mask the match interrupt signal (INTTM0n1).
 Operation in the clear & start mode entered by TI0n0 pin valid edge input Operation as free-running timer 	$0000H^{\text{Note}} \leq N \leq \text{FFFFH}$	$0000H^{Note} \le M \le FFFFH$
Operation as PPG output	M < N ≤ FFFFH	$0000H^{\text{Note}} \leq M \leq N$
Operation as one-shot pulse output	$0000H^{Note} \le N \le FFFFH (N \ne M)$	$0000H^{\text{Note}} \leq M \leq \text{FFFH} \ (M \neq N)$

- **Note** When 0000H is set, a match interrupt immediately after the timer operation does not occur and timer output is not changed, and the first match timing is as follows. A match interrupt occurs at the timing when the timer counter (TM0n register) is changed from 0000H to 0001H.
 - When the timer counter is cleared due to overflow
 - When the timer counter is cleared due to TI0n0 pin valid edge (when clear & start mode is entered by TI0n0 pin valid edge input)
 - When the timer counter is cleared due to compare match (when clear & start mode is entered by match between TM0n and CR0n0 (CR0n0 = other than 0000H, CR0n1 = 0000H))



Remarks 1. N: CR0n0 register set value

- M: CR0n1 register set value
- 2. For details of operation enable bits (TMC0n.TMC0n3, TMC0n.TMC0n2 bits), refer to 8.3 (1) 16-bit timer mode control register 0n (TMC0n).




Table 8-2.	Capture O	peration of	of CR0n0 a	nd CR0n1	Registers
	oupluic o				ricgisters

Note The capture operation of the CR0n1 register is not affected by the setting of the CRC0n1 bit.

Caution To capture the count value of the TM0n register to the CR0n0 register by using the phase reverse to that input to the Tl0n0 pin, the interrupt request signal (INTTM0n0) is not generated after the value has been captured. If the valid edge is detected on the Tl0n1 pin during this operation, the capture operation is not performed but the INTTM0n0 signal is generated as an external interrupt signal. To not use the external interrupt, mask the INTTM0n0 signal.

Remarks 1. CRC0n1: See 8.3 (2) Capture/compare control register 0n (CRC0n).
ESn11, ESn10, ESn01, ESn00: See 8.3 (4) Prescaler mode register 0n (PRM0n).
2. n = 0 to 3

8.3 Registers

www.DataSheet4U.com

Registers used to control 16-bit timer/event counter 0n are shown below.

- 16-bit timer mode control register 0n (TMC0n)
- Capture/compare control register 0n (CRC0n)
- 16-bit timer output control register 0n (TOC0n)
- Prescaler mode register 0n (PRM0n)
- Selector operation control register 1 (SELCNT1)

Remark To use the TI0n0, TI0n1, and TO0n pin functions, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

(1) 16-bit timer mode control register 0n (TMC0n)

TMC0n is an 8-bit register that sets the 16-bit timer/event counter 0n operation mode, the TM0n register clear mode, and output timing, and detects an overflow.

Rewriting TMCOn is prohibited during operation (when the TMCOn3 and TMCOn2 bits = other than 00). However, it can be changed when the TMCOn3 and TMCOn2 bits are cleared to 00 (stopping operation) and when the OVFOn bit is cleared to 0.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

- Cautions 1. 16-bit timer/event counter 0n starts operation at the moment TMC0n2 and TMC0n3 are set to values other than 00 (operation stop mode), respectively. Set TMC0n2 and TMC0n3 to 00 to stop the operation.
 - 2. Do not access the TMC0n register when the main clock is stopped and the subclock is operating.

For details, refer to 3.4.8 (1) (b).

	7	6	5	4	3	2	1	<0>					
TMC0n	0	0	0	0	TMC0n3	TMC0n2	TMC0n1	OVF0n					
(n = 0 to 3)													
	TMC0n3	TMC0n2		Enable o	peration of 16-b	oit timer/event	counter 0n						
	0	0		ables TM0n operation. Stops supplying operating clock. Clears 16-bit er counter (TM0n).									
	0	1	Free-runnir	ng timer mode	9								
	1	0	Clear & sta	rt mode ente	red by TI0n0 pi	n valid edge ir	nput ^{Note 1}						
	1	1	Clear & sta	rt mode ente	red upon a mat	ch between T	M0n and CR	Dn0					
	TMC0n1 ^{Note 2}		Condition to reverse timer output (TO0n)										
	0	 Match bet 	Match between TM0n and CR0n0 or match between TM0n and CR0n1										
	1	Match bet	ween TM0n a	ind CR0n0 or	r match betwee	n TM0n and C	CR0n1						
		 Trigger inp 	out of TI0n0 p	in valid edge									
	OVF0n			TMOr	n register overfl	ow flag							
	Clear (0)	Clears OVF	0n to 0 or TN	C0n.TMC0n	3 and TMC0n.T	MC0n2 = 00							
	Set (1)	Overflow oc	curs.										
	(free-running entered upo		clear & start tween TM0n	mode entere and CR0n0).	from FFFFH to d by TI0n0 pin								

to 3).


(2) Capture/compare control register 0n (CRC0n)

www.DataSheet4U.com

The CRC0n register is the register that controls the operation of the CR0n0 and CR0n1 registers. Changing the value of the CRC0n register is prohibited during operation (when the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = other than 00).

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.



Caution To ensure that the capture operation is performed properly, the capture trigger requires a pulse two cycles longer than the count clock selected by the PRM0n or SELCNT1 register.

(3) 16-bit timer output control register 0n (TOC0n)

The TOC0n register is an 8-bit register that controls the TO0n pin output.

www.DataSheet4U.com

(1/2)

The TOCOn register can be rewritten while only the OSPTOn bit is operating (when the TMCOn.TMCOn3 and TMCOn.TMCOn2 bits = other than 00). Rewriting the other bits is prohibited during operation.

However, TOC0n4 can be rewritten during timer operation as a means to rewrite the CR0n1 register (see **8.5.1 Rewriting CR0n1 register during TM0n operation**).

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

Caution Be sure to set the TOC0n register using the following procedure.

<1> Set the TOC0n4 and TOC0n1 bits to 1.

<2> Set only the TOE0n bit to 1.

<3> Set either the LVS0n bit or LVR0n bit to 1.

	_		TOC03 FFFF		_	_		_			
	7	<6>	<5>	4	<3>	<2>	1	<0>			
TOC0n	0	OSPT0n	OSPE0n	TOC0n4	LVS0n	LVR0n	TOC0n1	TOE0n			
(n = 0 to 3))										
	OSPT0n			One-shot puls	e output trigge	er via softwar	e				
	0				-						
	1	One-shot pu	Ilse output								
	The value of this bit is always "0" when it is read. If it is set to 1, TM0n is cleared and started.										
	OSPE0n	E0n One-shot pulse output operation control									
	0	Successive	pulse output								
	1	One-shot pu	Ilse output								
	TI0n0 pin va	lid edge input ot pulse canno			U U		r & start mode				
	TOC0n4	Т	O0n pin outp	ut control on n	natch betweer	n CR0n1 and	TM0n register	rs			
	0	Disables inv	ersion operati	ion							
	1	Enables inve	ersion operation	on							

LVS0n	LVR0n	Setting of TO0n pin output status
0	0	No change
0	1	Initial value of TO0n pin output is low level (TO0n pin output is cleared to 0).
1	0	Initial value of TO0n pin output is high level (TO0n pin output is set to 1).
1	1	Setting prohibited
 Be sure t The LVS The LVS Ievel of th affected. The value 	o set the LVS On, LVROn, au On and LVRO ne TOOn pin o es of the LVS	ot have to be set, leave the LVS0n and LVR0n bits as 00n. ion and LVR0n bits when TOE0n = 1. and TOE0n bits being simultaneously set to 1 is prohibited. In bits are trigger bits. By setting these bits to 1, the initial value of the output ian be set. Even if these bits are cleared to 0, output of the TO0n pin is not On and LVR0n bits are always 0 when they are read. ion and LVR0n bits, see 8.5.2 Setting LVS0n and LVR0n bits .
TOC0n1		TO0n pin output control on match between CR0n0 and TM0n registers
0	Disables in	version operation
1	Enables inv	ersion operation
The interrup	ot signal (INT	TM0n0) is generated even when the TOC0n1 bit = 0.
TOE0n		TO0n pin output control
0	Disables ou	tput (TO0n pin output fixed to low level)
		tput

(4) Prescaler mode register 0n (PRM0n)

The PRM0n register is the register that sets the TM0n register count clock and TI0n0 and TI0n1 pin input valid edges. The PRM0n1 and PRM0n0 bits are set in combination with the SELCNT1.ISEL1n bit. Refer to **8.3 (6) Count clock setting for 16-bit timer/event counter 0n** for details.

Rewriting the PRM0n register is prohibited during operation (when the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = other than 00).

This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

Cautions 1. Do not apply the following setting when setting the PRM0n1 and PRM0n0 bits to 11 (to specify the valid edge of the TI0n0 pin as a count clock).

- Clear & start mode entered by the TI0n0 pin valid edge
- Setting the TI0n0 pin as a capture trigger
- 2. If the operation of the 16-bit timer/event counter 0n is enabled when the TI0n0 or TI0n1 pin is at high level and when the valid edge of the TI0n0 or TI0n1 pin is specified to be the rising edge or both edges, the high level of the TI0n0 or TI0n1 pin is detected as a rising edge. Note this when the TI0n0 or TI0n1 pin is pulled up. However, the rising edge is not detected when the timer operation has been once stopped and is then enabled again.
- 3. When the P33, P35, P92, and P94 pins are used as the valid edges of TI000, TI010, TI020, and TI030, and the timer output function is used, set the P34, P32, P30, and P31 pins as the timer output pins (TO00 to TO03).

	_			PRM03 FFFF637H						
	7	6	5	4	3	2	1	0		
PRM0n	ESn11	ESn10	ESn01	ESn00	0	0	PRM0n1	PRM0n0		
(n = 0 to 3)										
	ESn11	ESn10		Т	10n1 pin valio	l edge select	tion			
	0	0	Falling edge							
	0	1	Rising edge							
	1	0	Setting proh	Setting prohibited						
	1	1	Both falling a	and rising edg	es					
	ESn01	ESn00		Т	10n0 pin valio	l edge select	tion			
	0	0	Falling edge							
	0	1	Rising edge							
	1	0	Setting proh	ibited						
	1	1	Both falling a	and rising edg	es					


(5) Selector operation control register 1 (SELCNT1)

www.DataSheet4U.com

The SELCNT1 register sets the count clock of 16-bit timer/event counter 0n. The SELCNT1 register is set in combination with the PRM0n.PRMn01 and PRM0n.PRMn00 bits. Refer to 8.3 (6) Count clock setting for 16-bit timer/event counter 0n for details. This register can be read or written in 8-bit or 1-bit units.

This register can be read of whiten in 8-bit of 1-

Reset sets this register to 00H.



(6) Count clock setting for 16-bit timer/event counter 0n

The count clock for 16-bit timer/event counter 0n is set by using the PRM0n.PRM0n1, PRM0n.PRM0n0, and SELCNT1.ISEL1n bits in combination.

SELCNT1 Register	PRM0n	Register	ç	Selection of Count	Clock ^{Note 1}	
ISEL1n Bit	PRM0n1 Bit	PRM0n0 Bit	Count Clock	fxx = 20 MHz	fxx = 16 MHz	fxx = 10 MHz
0	0	0	fxx/2	100 ns	125 ns	200 ns
0	0	1	fxx/4	200 ns	250 ns	400 ns
0	1	0	fxx/8	400 ns	500 ns	800 ns
0	1	1	Valid edge of TI0n0 ^{Note 2}	-	_	_
1	0	0	fxx/32	1.6 <i>μ</i> s	2.0 <i>µ</i> s	3.2 <i>μ</i> s
1	0	1	fxx/64	3.2 <i>μ</i> s	4.0 <i>μ</i> s	6.4 <i>μ</i> s
1	1	0	fxx/128	6.4 <i>μ</i> s	8.0 <i>µ</i> s	12.8 <i>μ</i> s
1	1	1		Setting prohil	bited	

(a) Count clock for 16-bit timer/event counters 00 and 02

Notes 1. When the internal clock is selected, set so as to satisfy the following conditions:

 V_{DD} = REGC = 4.0 to 5.5 V: Count clock \leq 10 MHz

V_DD = 4.0 to 5.5 V, REGC = 10 μ F: Count clock \leq 5 MHz

 V_{DD} = REGC = 2.7 to 4.0 V: Count clock $\leq 5~\text{MHz}$

2. The external clock requires a pulse longer than two cycles of the internal clock (fxx/4).

Remark n = 0 or 2

(b) Count clock for 16-bit timer/event counter 01

www.DataSheet4U.com

SELCNT1 Register	PRM01	Register	ļ	Selection of Count Clock ^{Note 1}						
ISEL11 Bit	PRM011 Bit	PRM010 Bit	Count Clock	fxx = 20 MHz	fxx = 16 MHz	fxx = 10 MHz				
0	0	0	fxx	Setting prohibited	Setting prohibited	100 ns				
0	0	1	fxx/4	200 ns	250 ns	400 ns				
0	1	0	INTWT	_	-	_				
0	1	1	Valid edge of TI010 ^{Note 2}	-	_	-				
1	0	0	fxx/2	100 ns	125 ns	200 ns				
1	0	1	fxx/8	400 ns	500 ns	800 ns				
1	1	0	fxx/16	800 ns	1.0 <i>μ</i> s	1.6 <i>µ</i> s				
1	1	1		Setting prohi	bited					

Notes 1. When the internal clock is selected, set so as to satisfy the following conditions:

 V_{DD} = REGC = 4.0 to 5.5 V: Count clock \leq 10 MHz

VDD = 4.0 to 5.5 V, REGC = 10 μ F: Count clock \leq 5 MHz

 V_{DD} = REGC = 2.7 to 4.0 V: Count clock $\leq 5~\text{MHz}$

2. The external clock requires a pulse longer than two cycles of the internal clock (fxx/4).

(c) Count clock for 16-bit timer/event counter 03

SELCNT1 Register	PRM03	Register	Selection of Count Clock ^{Note 1}						
ISEL13 Bit	PRM031 Bit	PRM030 Bit	Count Clock	fxx = 20 MHz	fxx = 16 MHz	fxx = 10 MHz			
0	0	0	fxx/4	200 ns	250 ns	400 ns			
0	0	1	fxx/16	800 ns	1.0 <i>μ</i> s	1.6 <i>μ</i> s			
0	1	0	fxx/512	25.6 <i>µ</i> s	32.0 <i>µ</i> s	51.2 <i>μ</i> s			
0	1	1	Valid edge of TI030 ^{Note 2}	_	_	_			
1	0	0	fxx	Setting prohibited	Setting prohibited	100 ns			
1	0	1	fxx/2	100 ns	125 ns	200 ns			
1	1	0	fxx/8	400 ns	500 ns	800 ns			
1	1	1		Setting prohil	bited				

Notes 1. When the internal clock is selected, set so as to satisfy the following conditions:

 V_{DD} = REGC = 4.0 to 5.5 V: Count clock \leq 10 MHz

VDD = 4.0 to 5.5 V, REGC = 10 μ F: Count clock \leq 5 MHz

Vdd = REGC = 2.7 to 4.0 V: Count clock \leq 5 MHz

2. The external clock requires a pulse longer than two cycles of the internal clock (fxx/4).

8.4 Operation

8.4.1 Interval timer operation

If the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits are set to 11 (clear & start mode entered upon a match between the TM0n register and the CR0n0 register), the count operation is started in synchronization with the count clock.

When the value of the TM0n register later matches the value of the CR0n0 register, the TM0n register is cleared to 0000H and a match interrupt signal (INTTM0n0) is generated. This INTTM0n0 signal enables the TM0n register to operate as an interval timer.

- Remarks 1. For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
 - 2. For enabling the INTTM0n0 interrupt, refer to CHAPTER 21 INTERRUPT/EXCEPTION PROCESSING FUNCTION.




Figure 8-2. Block Diagram of Interval Timer Operation




Figure 8-3. Basic Timing Example of Interval Timer Operation

(a) 16-bit timer mode control register 0n (TMC0n) TMC0n3 TMC0n2 TMC0n1 OVF0n 0 0 0 0 0 1 1 0 Clears and starts on match between TM0n and CR0n0. (b) Capture/compare control register 0n (CRC0n) CRC0n2 CRC0n1 CRC0n0 0 0 0 0 0 0 0 0 CR0n0 used as compare register (c) 16-bit timer output control register 0n (TOC0n) OSPT0n OSPE0n TOC0n4 LVS0n TOC0n1 TOE0n LVR0n 0 0 0 0 0 0 0 0 (d) Prescaler mode register 0n (PRM0n), selector operation control register 1 (SELCNT1) ESn11 ESn10 ESn01 ESn00 PRM0n1 PRM0n0 ISEL1n PRM0n SELCNT1 0 0 0 0 0 0 0/1 0/1 0/1 Selects count clock. (e) 16-bit timer counter 0n (TM0n) By reading the TMOn register, the count value can be read. (f) 16-bit capture/compare register 0n0 (CR0n0) If M is set to the CR0n0 register, the interval time is as follows. • Interval time = (M + 1) × Count clock cycle Setting the CR0n0 register to 0000H is prohibited. (g) 16-bit capture/compare register 0n1 (CR0n1) Usually, the CR0n1 register is not used for the interval timer function. However, a compare match interrupt (INTTM0n1) is generated when the set value of the CR0n1 register matches the value of the TM0n register. Therefore, mask the interrupt request by using the interrupt mask flag (TM0MKn1). **Remark** n = 0 to 3

Figure 8-4. Example of Register Settings for Interval Timer Operation

. DataShe

www.




Figure 8-5. Example of Software Processing for Interval Timer Function

8.4.2 Square wave output operation

When 16-bit timer/event counter 0n operates as an interval timer (see **8.4.1**), a square wave can be output from the TOOn pin by setting the TOC0n register to 03H.

When the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits are set to 11 (count clear & start mode entered upon a match between the TM0n register and the CR0n0 register), the counting operation is started in synchronization with the count clock.

When the value of the TM0n register later matches the value of the CR0n0 register, the TM0n register is cleared to 0000H, an interrupt signal (INTTM0n0) is generated, and output of the TO0n pin is inverted. This TO0n pin output that is inverted at fixed intervals enables TO0n to output a square wave.

- Remarks 1. For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
 - 2. For enabling the INTTM0n0 interrupt, refer to CHAPTER 21 INTERRUPT/EXCEPTION PROCESSING FUNCTION.







Figure 8-7. Basic Timing Example of Square Wave Output Operation



www.DataShe (a) 16-bit timer mode control register 0n (TMC0n) TMC0n3 TMC0n2 TMC0n1 OVF0n 0 0 0 0 0 1 1 0 Clears and starts on match between TM0n and CR0n0. (b) Capture/compare control register 0n (CRC0n) CRC0n2 CRC0n1 CRC0n0 0 0 0 0 0 0 0 0 CR0n0 used as compare register (c) 16-bit timer output control register 0n (TOC0n) OSPT0n OSPE0n TOC0n4 LVS0n LVR0n TOC0n1 TOE0n 0 0 0 0 0/1 0/1 1 1 Enables TO0n pin output. Inverts TO0n pin output on match between TM0n and CR0n0. Specifies the initial value of TOOn output F/F. (d) Prescaler mode register 0n (PRM0n), selector operation control register 1 (SELCNT1) ESn11 ESn10 ESn01 ESn00 PRM0n1 PRM0n0 ISEL1n PRM0n 0 0 0 0 0/1 SELCNT1 0/1 0 0 0/1Selects count clock. (e) 16-bit timer counter 0n (TM0n) By reading the TM0n register, the count value can be read. (f) 16-bit capture/compare register 0n0 (CR0n0) If M is set to the CR0n0 register, the square wave frequency is as follows. $1 / [2 \times (M + 1) \times Count clock cycle]$ Setting the CR0n0 register to 0000H is prohibited. (g) 16-bit capture/compare register 0n1 (CR0n1) Usually, the CR0n1 register is not used for the square wave output function. However, a compare match interrupt (INTTM0n1) is generated when the set value of the CR0n1 register matches the value of the TM0n register. Therefore, mask the interrupt request by using the interrupt mask flag (TM0MKn1). Remark n = 0 to 3

Figure 8-8. Example of Register Settings for Square Wave Output Operation




Figure 8-9. Example of Software Processing for Square Wave Output Function

8.4.3 External event counter operation

When the PRM0n.PRM0n1 and PRM0n.PRM0n0 bits are set to 11 (for counting up with the valid edge of the TI0n0 pin) and the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits are set to 11, the valid edge of an external event input is counted, and a match interrupt signal indicating matching between the TM0n register and the CR0n0 register (INTTM0n0) is generated.

To input the external event, the TI0n0 pin is used. Therefore, the timer/event counter cannot be used as an external event counter in the clear & start mode entered by the TI0n0 pin valid edge input (when the TMC0n3 and TMC0n2 bits = 10).

The INTTM0n0 signal is generated with the following timing.

- Timing of generation of INTTM0n0 signal (second time or later)
 - = Number of times of detection of valid edge of external event × (Set value of the CR0n0 register + 1)

However, the first match interrupt immediately after the timer/event counter has started operating is generated with the following timing.

• Number of times of detection of valid edge of external event input × (Set value of the CR0n0 register + 2)

To detect the valid edge, the signal input to the TI0n0 pin is sampled during the clock cycle of fPRs. The valid edge is not detected until it is detected two times in a row. Therefore, a noise with a short pulse width can be eliminated.

- Remarks 1. For the alternate-function pin (TI0n0) settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
 - 2. For enabling the INTTM0n0 interrupt, refer to CHAPTER 21 INTERRUPT/EXCEPTION PROCESSING FUNCTION.




Figure 8-10. Block Diagram of External Event Counter Operation




Figure 8-11. Example of Register Settings in External Event Counter Mode




Figure 8-12. Example of Software Processing in External Event Counter Mode

8.4.4 Operation in clear & start mode entered by TI0n0 pin valid edge input

When the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits are set to 10 (clear & start mode entered by the Tl0n0 pin valid edge input) and the count clock (set by the PRM0n, SELCNT1 registers) is supplied to the timer/event counter, the TM0n register starts counting up. When the valid edge of the Tl0n0 pin is detected during the counting operation, the TM0n register is cleared to 0000H and starts counting up again. If the valid edge of the Tl0n0 pin is not detected, the TM0n register overflows and continues counting.

The valid edge of the TI0n0 pin is a cause to clear the TM0n register. Starting the counter is not controlled immediately after the start of the operation.

The CR0n0 and CR0n1 registers are used as compare registers and capture registers.

(a) When the CR0n0 and CR0n1 registers are used as compare registers

Signals INTTM0n0 and INTTM0n1 are generated when the value of the TM0n register matches the value of the CR0n0 and CR0n1 registers.

(b) When the CR0n0 and CR0n1 registers are used as capture registers


The count value of the TM0n register is captured to the CR0n0 register and the INTTM0n0 signal is generated when the valid edge is input to the TI0n1 pin (or when the phase reverse to that of the valid edge is input to the TI0n0 pin).

When the valid edge is input to the TI0n0 pin, the count value of the TM0n register is captured to the CR0n1 register and the INTTM0n1 signal is generated. As soon as the count value has been captured, the counter is cleared to 0000H.

- Caution Do not set the count clock as the valid edge of the TI0n0 pin (RPM0n.PRM0n1 and RPM0n.PRM0n0 bits = 11). When the PRM0n1 and PRM0n0 bits = 11, the TM0n register is cleared.
- Remarks 1. For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
 - 2. For enabling the INTTM0n0 interrupt, refer to CHAPTER 21 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

(1) Operation in clear & start mode entered by TI0n0 pin valid edge input (CR0n0 register: compare register, CR0n1 register: compare register)








Figure 8-14. Timing Example of Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (CR0n0 Register: Compare Register, CR0n1 Register: Compare Register)


(a) and (b) differ as follows depending on the setting of the TMC0n register (TMC0n1 bit).

- (a) The output level of the TOOn pin is inverted when the TMOn register matches a compare register.
- (b) The output level of the TO0n pin is inverted when the TM0n register matches a compare register or when the valid edge of the TI0n0 pin is detected.

(2) Operation in clear & start mode entered by TI0n0 pin valid edge input (CR0n0 register: compare register, CR0n1 register: capture register)

www.DataSheet4U.com









Figure 8-16. Timing Example of Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (CR0n0 Register: Compare Register, CR0n1 Register: Capture Register) (1/2)

This is an application example where the output level of the TOOn pin is inverted when the count value has been captured & cleared.

The count value is captured to the CR0n1 register and the TM0n register is cleared (to 0000H) when the valid edge of the TI0n0 pin is detected. When the count value of the TM0n register is 0000H, a compare match interrupt signal (INTTM0n0) is generated, and the output level of the TO0n pin is inverted.

Figure 8-16. Timing Example of Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (CR0n0 Register: Compare Register, CR0n1 Register: Capture Register) (2/2)



This is an application example where the width set to the CR0n0 register (4 clocks in this example) is to be output from the TO0n pin when the count value has been captured & cleared.

The count value is captured to the CR0n1 register, a capture interrupt signal (INTTM0n1) is generated, the TM0n register is cleared (to 0000H), and the output level of the TO0n pin is inverted when the valid edge of the TI0n0 pin is detected. When the count value of the TM0n register is 0003H (four clocks have been counted), a compare match interrupt signal (INTTM0n0) is generated and the output level of the TO0n pin is inverted.

(3) Operation in clear & start mode entered by TI0n0 pin valid edge input (CR0n0 register: capture register, CR0n1 register: compare register)

www.DataSheet4U.com







Figure 8-18. Timing Example of Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (CR0n0 Register: Capture Register, CR0n1 Register: Compare Register) (1/2)



This is an application example where the output level of the TO0n pin is to be inverted when the count value has been captured & cleared.

The TM0n register is cleared at the rising edge detection of the TI0n0 pin and it is captured to the CR0n0 register at the falling edge detection of the TI0n0 pin.

When the CRC0n.CRC0n1 bit is set to 1, the count value of the TM0n register is captured to CR0n0 in the phase reverse to that of the signal input to the TI0n0 pin, but the capture interrupt signal (INTTM0n0) is not generated. However, the INTTM0n0 signal is generated when the valid edge of the TI0n1 pin is detected. Mask the INTTM0n0 signal when it is not used.




Figure 8-18. Timing Example of Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (CR0n0 Register: Capture Register, CR0n1 Register: Compare Register) (2/2)


This is an application example where the width set to the CR0n1 register (4 clocks in this example) is to be output from the TO0n pin when the count value has been captured & cleared.

The TM0n register is cleared (to 0000H) at the rising edge detection of the TI0n0 pin and captured to the CR0n0 register at the falling edge detection of the TI0n0 pin. The output level of the TO0n pin is inverted when the TM0n register is cleared (to 0000H) because the rising edge of the TI0n0 pin has been detected or when the value of the TM0n register matches that of a compare register (CR0n1).

When the CRC0n.CRC0n1 bit is 1, the count value of the TM0n register is captured to the CR0n0 register in the phase reverse to that of the input signal of the TI0n0 pin, but the capture interrupt signal (INTTM0n0) is not generated. However, the INTTM0n0 interrupt is generated when the valid edge of the TI0n1 pin is detected. Mask the INTTM0n0 signal when it is not used.

(4) Operation in clear & start mode entered by Tl0n0 pin valid edge input (CR0n0 register: capture register, CR0n1 register: capture register)











Figure 8-20. Timing Example of Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (CR0n0 Register: Capture Register, CR0n1 Register: Capture Register) (2/3)



Because the TO0n0 pin does not detect any edges, the TO0n pin output is not inverted and remains low level.




Figure 8-20. Timing Example of Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (CR0n0 Register: Capture Register, CR0n1 Register: Capture Register) (3/3)

This is an application example where the pulse width of the signal input to the TI0n0 pin is measured. By setting the CRC0n register, the count value can be captured to the CR0n0 register in the phase reverse to the falling edge of the TI0n0 pin (i.e., rising edge) and to the CR0n1 register at the falling edge of the TI0n0 pin. The high- and low-level widths of the input pulse can be calculated by the following expressions.

• High-level width = [CR0n1 register value] – [CR0n0 register value] × [Count clock cycle]

• Low-level width = [CR0n0 register value] × [Count clock cycle]

If the reverse phase of the TI0n0 pin is selected as a trigger to capture the count value to the CR0n0 register, the INTTM0n0 signal is not generated. Read the values of the CR0n0 and CR0n1 registers to measure the pulse width immediately after the INTTM0n1 signal is generated.

However, if the valid edge specified by the PRM0n.ESn11 and PRM0n.ESn10 bits is input to the Tl0n1 pin, the count value is not captured but the INTTM0n0 signal is generated. To measure the pulse width of the Tl0n0 pin, mask the INTTM0n0 signal when it is not used.




Figure 8-21. Example of Register Settings in Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (1/2)





Figure 8-21. Example of Register Settings in Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (2/2)

www.DataSheet4U.com

(g) 16-bit capture/compare register 0n1 (CR0n1)

When this register is used as a compare register and when its value matches the count value of the TM0n register, an interrupt signal (INTTM0n1) is generated. The count value of the TM0n register is not cleared. When this register is used as a capture register, the TI0n0 pin input is used as a capture trigger. When the valid edge of the capture trigger is detected, the count value of the TM0n register is stored in the CR0n1 register.





8.4.5 Free-running timer operation

When the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits are set to 01 (free-running timer mode), 16-bit timer/event counter 0n continues counting up in synchronization with the count clock. When it has counted up to FFFFH, the overflow flag (TMC0n.OVF0n bit) is set to 1 at the next clock, and the TM0n register is cleared (to 0000H) and continues counting. Clear the OVF0n bit to 0 by executing the CLR instruction via software.


The following three types of free-running timer operations are available.

- Both the CR0n0 and CR0n1 registers are used as compare registers.
- Either the CR0n0 register or CR0n1 register is used as a compare register and the other is used as a capture register.
- Both the CR0n0 and CR0n1 registers are used as capture registers.

Remarks 1. For the alternate-function pin (TO0n) settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

- 2. For enabling the INTTM0n0 and INTTM0n1 interrupts, refer to CHAPTER 21 INTERRUPT/EXCEPTION PROCESSING FUNCTION.
- (1) Free-running timer mode operation (CR0n0 register: compare register, CR0n1 register: compare register)

Figure 8-23. Block Diagram of Free-Running Timer Mode (CR0n0 Register: Compare Register, CR0n1 Register: Compare Register)






Figure 8-24. Timing Example of Free-Running Timer Mode (CR0n0 Register: Compare Register, CR0n1 Register: Compare Register)

www.DataSheet4U.com

(2) Free-running timer mode operation

(CR0n0 register: compare register, CR0n1 register: capture register)




Figure 8-25. Block Diagram of Free-Running Timer Mode (CR0n0 Register: Compare Register, CR0n1 Register: Capture Register)




Figure 8-26. Timing Example of Free-Running Timer Mode (CR0n0 Register: Compare Register, CR0n1 Register: Capture Register)

www.DataSheet4U.com


This is an application example where a compare register and a capture register are used at the same time in the free-running timer mode.


In this example, the INTTM0n0 signal is generated and the output level of the TO0n pin is reversed each time the count value of the TM0n register matches the set value of the CR0n0 register (compare register). In addition, the INTTM0n1 signal is generated and the count value of the TM0n register is captured to the CR0n1 register each time the valid edge of the TI0n0 pin is detected.


(3) Free-running timer mode operation


(CR0n0 register: capture register, CR0n1 register: capture register)

www.DataSheet4U.com









www.DataSheet4U.com




Figure 8-28. Timing Example of Free-Running Timer Mode (CR0n0 Register: Capture Register, CR0n1 Register: Capture Register) (2/2)

www.DataSheet4U.com

This is an application example where both the edges of the TI0n1 pin are detected and the count value is captured to the CR0n0 register in the free-running timer mode.

When both the CR0n0 and CR0n1 registers are used as capture registers and when the valid edge of only the TI0n1 pin is to be detected, the count value cannot be captured to the CR0n1 register.




Figure 8-29. Example of Register Settings in Free-Running Timer Mode (1/2)




Figure 8-29. Example of Register Settings in Free-Running Timer Mode (2/2)

When this register is used as a compare register and when its value matches the count value of the TM0n register, an interrupt signal (INTTM0n1) is generated. The count value of the TM0n register is not cleared. When this register is used as a capture register, the TI0n0 pin input is used as a capture trigger. When the valid edge of the capture trigger is detected, the count value of the TM0n register is stored in the CR0n1 register.




Figure 8-30. Example of Software Processing in Free-Running Timer Mode

8.4.6 PPG output operation

A rectangular wave having a pulse width set in advance by the CR0n1 register is output from the TOOn pin as a PPG (Programmable Pulse Generator) signal during a cycle set by the CR0n0 register when the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits are set to 11 (clear & start upon a match between the TM0n register and the CR0n0 register).

The pulse cycle and duty factor of the pulse generated as the PPG output are as follows.

- Pulse cycle = (Set value of the CR0n0 register + 1) × Count clock cycle
- Duty = (Set value of the CR0n1 register + 1) / (Set value of the CR0n0 register + 1)

Caution To change the duty factor (value of the CR0n1 register) during operation, see 8.5.1 Rewriting CR0n1 register during TM0n operation.

- Remarks 1. For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
 - 2. For enabling the INTTM0n0 and INTTM0n1 interrupts, refer to CHAPTER 21 INTERRUPT/ EXCEPTION PROCESSING FUNCTION.




Figure 8-31. Block Diagram of PPG Output Operation




Figure 8-32. Example of Register Settings for PPG Output Operation




Figure 8-33. Example of Software Processing for PPG Output Operation

8.4.7 One-shot pulse output operation

A one-shot pulse can be output by setting the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits to 01 (free-running timer mode) or to 10 (clear & start mode entered by the Tl0n0 pin valid edge) and setting the TOC0n.OSPE0n bit to 1.

When the TOC0n.OSPT0n is set to 1 or when the valid edge is input to the TI0n0 pin during timer operation, clearing & starting of the TM0n register is triggered, and a pulse of the difference between the values of the CR0n0 and CR0n1 registers is output only once from the TO0n pin.

- Caution Do not input the trigger again (setting OSPT0n to 1 or detecting the valid edge of the Tl0n0 pin) while the one-shot pulse is output. To output the one-shot pulse again, generate the trigger after the current one-shot pulse output has completed.
- Remarks 1. For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
 - 2. For enabling the INTTM0n0 and INTTM0n1 interrupts, refer to CHAPTER 21 INTERRUPT/ EXCEPTION PROCESSING FUNCTION.




Figure 8-34. Block Diagram of One-Shot Pulse Output Operation




Figure 8-35. Example of Register Settings for One-Shot Pulse Output Operation (1/2)

Figure 8-35. Example of Register Settings for One-Shot Pulse Output Operation (2/2)

(e) 16-bit timer counter 0n (TM0n)

By reading the TM0n register, the count value can be read.

(f) 16-bit capture/compare register 0n0 (CR0n0)

This register is used as a compare register when a one-shot pulse is output. When the value of the TM0n register matches that of the CR0n0 register, an interrupt signal (INTTM0n0) is generated and the output level of the TO0n pin is inverted.

(g) 16-bit capture/compare register 0n1 (CR0n1)

This register is used as a compare register when a one-shot pulse is output. When the value of the TM0n register matches that of the CR0n1 register, an interrupt signal (INTTM0n1) is generated and the output level of the TO0n pin is inverted.




Figure 8-36. Example of Software Processing for One-Shot Pulse Output Operation (1/2)





Figure 8-36. Example of Software Processing for One-Shot Pulse Output Operation (2/2)


8.4.8 Pulse width measurement operation


The TM0n register can be used to measure the pulse width of the signal input to the TI0n0 and TI0n1 pins.^{www.DataSheet4U.com} Measurement can be accomplished by operating the 16-bit timer/event counter 0n in the free-running timer mode or by restarting the timer in synchronization with the signal input to the TI0n0 pin.

When an interrupt is generated, read the value of the valid capture register and measure the pulse width. Check the TMC0n.OVF0n flag. If it is set (to 1), clear it to 0 by software.









A pulse width can be measured in the following three ways.

- Measuring the pulse width by using two input signals of the TI0n0 and TI0n1 pins (free-running timer mode)
- Measuring the pulse width by using one input signal of the TI0n0 pin (free-running timer mode)
- Measuring the pulse width by using one input signal of the TI0n0 pin (clear & start mode entered by the TI0n0 pin valid edge input)
- (1) Measuring the pulse width by using two input signals of the TI0n0 and TI0n1 pins (free-running timer mode)

Set the free-running timer mode (the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = 01). When the valid edge of the TI0n0 pin is detected, the count value of the TM0n register is captured to the CR0n1 register. When the valid edge of the TI0n1 pin is detected, the count value of the TM0n register is captured to the CR0n0 register. Specify detection of both the edges of the TI0n0 and TI0n1 pins.

By this measurement method, the previous count value is subtracted from the count value captured by the edge of each input signal. Therefore, save the previously captured value to a separate register in advance.

If an overflow occurs, the value becomes negative if the previously captured value is simply subtracted from the current captured value and, therefore, a borrow occurs (the PSW.CY bit is set to 1). If this happens, ignore CY and take the calculated value as the pulse width. In addition, clear the TMC0n.OVF0n bit to 0.




Figure 8-39. Timing Example of Pulse Width Measurement (1)

(2) Measuring the pulse width by using one input signal of the TI0n0 pin (free-running timer mode)

Set the free-running timer mode (the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = 01). The count value of the TM0n register is captured to the CR0n0 register in the phase reverse to the valid edge detected on the TI0n0 pin. When the valid edge of the TI0n0 pin is detected, the count value of the TM0n register is captured to the CR0n1 register.

By this measurement method, values are stored in separate capture registers when a width from one edge to another is measured. Therefore, the capture values do not have to be saved. By subtracting the value of one capture register from that of another, a high-level width, low-level width, and cycle are calculated.

If an overflow occurs, the value becomes negative if one captured value is simply subtracted from another and, therefore, a borrow occurs (the PSW.CY bit is set to 1). If this happens, ignore CY and take the calculated value as the pulse width. In addition, clear the TMC0n.OVF0n bit to 0.




Figure 8-40. Timing Example of Pulse Width Measurement (2)

(3) Measuring the pulse width by using one input signal of the TI0n0 pin (clear & start mode entered by the TI0n0 pin valid edge input) www.DataSheet4U.com

Set the clear & start mode entered by the TI0n0 pin valid edge (the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = 10). The count value of the TM0n register is captured to the CR0n0 register in the phase reverse to the valid edge of the TI0n0 pin, and the count value of the TM0n register is captured to the CR0n1 register and the TM0n register is cleared (0000H) when the valid edge of the TI0n0 pin is detected. Therefore, a cycle is stored in the CR0n1 register if the TM0n register does not overflow.

If an overflow occurs, take the value that results from adding 10000H to the value stored in the CR0n1 register as a cycle. Clear the TMC0n.OVF0n bit to 0.




Figure 8-41. Timing Example of Pulse Width Measurement (3)




Figure 8-42. Example of Register Settings for Pulse Width Measurement (1/2)

Figure 8-42. Example of Register Settings for Pulse Width Measurement (2/2)

(e) 16-bit timer counter 0n (TM0n)

By reading the TMOn register, the count value can be read.

(f) 16-bit capture/compare register 0n0 (CR0n0)


This register is used as a capture register. Either the TI0n0 or TI0n1 pin is selected as a capture trigger. When a specified edge of the capture trigger is detected, the count value of the TM0n register is stored in the CR0n0 register.

(g) 16-bit capture/compare register 0n1 (CR0n1)

This register is used as a capture register. The signal input to the TI0n0 pin is used as a capture trigger. When the capture trigger is detected, the count value of the TM0n register is stored in the CR0n1 register.

Remark n = 0 to 3

www.DataSheet4U.com





www.DataSheet4U.com




Figure 8-43. Example of Software Processing for Pulse Width Measurement (2/2)

8.5 Special Use of TM0n

8.5.1 Rewriting CR0n1 register during TM0n operation

In principle, rewriting the CR0n0 and CR0n1 registers of the V850ES/KG2 when they are used as compare registers is prohibited while the TM0n register is operating (TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = other than 00).

However, the value of the CR0n1 register can be changed, even while the TM0n register is operating, using the following procedure if the CR0n1 register is used for PPG output and the duty factor is changed (change the value of the CR0n1 register immediately after its value matches the value of the TM0n register. If the value of the CR0n1 register is changed immediately before its value matches the TM0n register, an unexpected operation may be performed).

Procedure for changing value of the CR0n1 register

- <1> Disable interrupt INTTM0n1 (TM0ICn0.TM0MKn1 bit = 1).
- <2> Disable reversal of the timer output when the value of the TM0n register matches that of the CR0n1 register (TOC0n.TOC0n4 bit = 0).
- <3> Change the value of the CR0n1 register.
- <4> Wait for one cycle of the count clock of the TM0n register.
- <5> Enable reversal of the timer output when the value of the TM0n register matches that of the CR0n1 register (TOC0n.TOC0n4 bit = 1).
- <6> Clear the interrupt flag of INTTM0n1 to 0 (TM0ICn0.TM0IFn1 bit = 0).
- <7> Enable interrupt INTTM0n1 (TM0ICn0.TM0MKn1 bit = 0).

Remark For the TM0ICn0 register, see CHAPTER 21 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

8.5.2 Setting LVS0n and LVR0n bits

(1) Usage of the LVS0n and LVR0n bits

The TOC0n.LVS0n and TOC0n.LVR0n bits are used to set the default value of the TO0n pin output and to invert the timer output without enabling the timer operation (TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = 00). Clear the LVS0n and LVR0n bits to 00 (default value: low-level output) when software control is unnecessary.


LVS0n Bit	LVR0n Bit	Timer Output Status
0	0	Not changed (low-level output)
0	1	Cleared (low-level output)
1	0	Set (high-level output)
1	1	Setting prohibited

(2) Setting the LVS0n and LVR0n bits


Set the LVS0n and LVR0n bits using the following procedure.

www.DataSheet4U.com









8.6 Cautions

www.DataSheet4U.com

Channel	Pin	Alternate function	Remarks
TM00	TI000	P33/TO00/TIP00/TOP00	Shares the pin with TO00.
	TI001	P34/TO00/TIP01/TOP01	Shares the pin with TO00.
	то00	P33/TI000/TIP00/TOP00	Assigned to two pins, P33 and P34.
		P34/TI001/TIP01/TOP01	
TM01	TI010	P35/TO01	Shares the pin with TO01.
	TI011	P50/KR0/RTP00	_
TO01		P32/ASCK0/ADTRG	Assigned to two pins, P32 and P35.
		P35/TI010	
TM02	TI020	P92/A2/TO02	Shares the pin with TO02.
	TI021	P93/A3	_
	TO02	P30/TXD0	Assigned to two pins, P30 and P92.
		P92/TI020/A2	
TM03	TI030	P94/A4/TO03	Shares the pin with TO03.
	TI031	P95/A5	_
	TO03	P31/RXD0/INTP7	Assigned to two pins, P31 and P94.
		P94/TI030/A4	

(1) Alternate functions of TI0n0/TO0n pins

(a) For TM00

• To perform the one-shot pulse output with detecting the valid edge of the TI000 pin as a trigger, use the output of the TO00 pin that functions alternately as P34.

When using the output of the TO00 pin that functions alternately as P33, the TI000 pin that functions alternately as P33 cannot be used.

When using only a software trigger (setting (1) TOC00.OSPT00 bit) as the start trigger for the one-shot pulse output, either of the P33 and P34 pins can be used as the TO00 pin output.

To perform the TO00 pin output inversion operation by detecting the valid edge of the TI000 pin input, use the output of the TO00 pin that functions alternately as P34.
 When using the output of the TO00 pin that functions alternately as P33, the TI000 pin that functions

alternately as P33 cannot be used. Therefore, the TO00 pin output inversion operation by detecting the valid edge of the TI000 pin input cannot be performed. When using the TO00 pin that functions alternately as P33, clear the TMC00.TMC001 bit to 0.

(b) For TM01

 To perform the one-shot pulse output with detecting the valid edge of the TI010 pin as a trigger, use the output of the TO01 pin that functions alternately as P32.

When using the output of the TO01 pin that functions alternately as P35, the TI010 pin that functions alternately as P35 cannot be used.

When using only a software trigger (setting (1) TOC01.OSPT01 bit) as the start trigger for the one-shot pulse output, either of the P32 and P35 pins can be used as the TO01 pin output.

To perform the TO01 pin output inversion operation by detecting the valid edge of the TI010 pin input, use the output of the TO01 pin that functions alternately as P32.
 When using the output of the TO01 pin that functions alternately as P35, the TI010 pin that functions alternately as P35 cannot be used. Therefore, the TO01 pin output inversion operation by detecting the valid edge of the TI010 pin input cannot be performed. When using the TO01 pin that functions alternately as P35, clear the TMC01.TMC011 bit to 0.

(c) For TM02

- To perform the one-shot pulse output, use the output of the TO02 pin that functions alternately as P30. The output of the TO02 pin that functions alternately as P92 cannot be used for one-shot pulse output not only when using the detection of the TI020 pin valid edge as a trigger but also when using only the software trigger (setting (1) TOC02.OSPT02 bit) as a start trigger.
- To perform the TO02 pin output inversion operation by detecting the valid edge of the TI020 pin input, use the output of the TO02 pin that functions alternately as P30.
 When using the output of the TO02 pin that functions alternately as P92, the TI020 pin that functions alternately as P92 cannot be used. Therefore, the TO02 pin output inversion operation by detecting the valid edge of the TI020 pin input cannot be performed. When using the TO02 pin that functions alternately as P92, clear the TMC02.TMC021 bit to 0.


(d) For TM03

- To perform the one-shot pulse output, use the output of the TO03 pin that functions alternately as P31. The output of the TO03 pin that functions alternately as P94 cannot be used for one-shot pulse output not only when using the detection of the TI030 pin valid edge as a trigger but also when using only the software trigger (setting (1) TOC03.OSPT03 bit) as a start trigger.
- To perform the TO03 pin output inversion operation by detecting the valid edge of the TI030 pin input, use the output of the TO03 pin that functions alternately as P31.
 When using the output of the TO03 pin that functions alternately as P94, the TI030 pin that functions alternately as P94 cannot be used. Therefore, the TO03 pin output inversion operation by detecting the valid edge of the TI030 pin input cannot be performed. When using the TO03 pin that functions alternately as P94, clear the TMC03.TMC031 bit to 0.

(2) Error on starting timer

An error of up to 1 clock occurs before the match signal is generated after the timer has been started. This is because the count of the TM0n register is started asynchronously to the count pulse.

Figure 8-46. Count Start Timing of TM0n Register



(3) Setting CR0n0 and CR0n1 registers (in the mode in which clear & start occurs upon match between TM0n register and CR0n0 register)

Set the CR0n0 and CR0n1 registers to a value other than 0000H (when using these registers as external event counters, one-pulse count operation is not possible).

(4) Data hold timing of capture register

(a) If the valid edge of the TI0n1/TI0n0 pin is input while the CR0n0/CR0n1 register is read, the CR0n0/CR0n1 register performs capture operation, but the read value at this time is not guaranteed. However, the interrupt request signal (INTTM0n0/INTTM0n1) is generated as a result of detection of the valid edge.




Figure 8-47. Data Hold Timing of Capture Register

(b) The values of the CR0n0 and CR0n1 registers are not guaranteed after 16-bit timer/event counter 0n has stopped.

(5) Setting valid edge

Set the valid edge of the TI0n0 pin while the timer operation is stopped (TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = 00). Set the valid edge by using the PRM0n.ESn00 and PRM0n.ESn01 bits.

(6) Re-triggering one-shot pulse

Make sure that the trigger is not generated while an active level is being output in the one-shot pulse output mode. Be sure to input the next trigger after the current active level is output.

(7) Operation of OVF0n flag

(a) Setting of OVF0n flag

The TMC0n.OVF0n flag is set to 1 in the following case in addition to when the TM0n register overflows.

Select the mode in which clear & start occurs upon match between the TM0n register and the CR0n0 register.

Set the CR0n0 register to FFFFH

 \downarrow

 \downarrow

When the TM0n register is cleared from FFFFH to 0000H upon match with the CR0n0 register




Figure 8-48. Operation Timing of OVF0n Flag

(b) Clearing of OVF0n flag

After the TM0n register overflows, clearing OVF0n flag is invalid and set (1) again even if the OVF0n flag is cleared (0) before the next count clock is counted (before TM0n register becomes 0001H).

(8) One-shot pulse output

One-shot pulse output operates normally in either the free-running timer mode or the mode in which clear & start occurs on the valid edge of the TI0n0 pin. In the mode in which clear & start occurs upon match between the TM0n register and the CR0n0 register, one-shot pulse output is not possible.

Remark n = 0 to 3

(9) Capture operation

(a) If valid edge of TI0n0 pin is specified for count clock

If the valid edge of the TI0n0 pin is specified for the count clock, the capture register that specified the TI0n0 pin as the trigger does not operate normally.

(b) To ensure that signals input from TI0n1 and TI0n0 pins are correctly captured

To accurately capture the count value, the pulse input to the TI0n0 and TI0n1 pins as a capture trigger must be wider than two count clocks selected by the PRM0n and SELCNT1 registers.

(c) Interrupt signal generation

Although a capture operation is performed at the falling edge of the count clock, an interrupt request signal (INTTM0n0, INTTM0n1) is generated at the rising edge of the next count clock.

(d) Note when CRC0n.CRC0n1 bit is set to 1

When the count value of the TM0n register is captured to the CR0n0 register in the phase reverse to the signal input to the TI0n0 pin, the interrupt signal (INTTM0n0) is not generated after the count value is captured. If the valid edge is detected on the TI0n1 pin during this operation, the capture operation is not performed but the INTTM0n0 signal is generated as an external interrupt signal. Mask the INTTM0n0 signal when the external interrupt is not used.

(10) Edge detection

(a) Specifying valid edge after reset

If the operation of the 16-bit timer/event counter 0n is enabled after reset and while the TI0n0 or TI0n1 pin is at high level and when the rising edge or both the edges are specified as the valid edge of the TI0n0 or TI0n1 pin, then the high level of the TI0n0 or TI0n1 pin is detected as the rising edge. Note this when the TI0n0 or TI0n1 pin is pulled up. However, the rising edge is not detected when the operation is once stopped and then enabled again.

(b) Sampling clock for noise elimination

The sampling clock for noise elimination differs depending on whether the valid edge of Tl0n0 is used for the count clock or as a capture trigger. In the former case, sampling is performed using fxx/4, and in the latter case, sampling is performed using the count clock selected by the PRM0n and SELCNT1 registers. When the signal input to the Tl0n0 pin is sampled and the valid level is detected two times in a row, the valid edge is detected. Therefore, noise having a short pulse width can be eliminated.

Remarks 1. fxx: Main clock frequency

2. n = 0 to 3

In the V850ES/KG2, two channels of 8-bit timer/event counter 5 are provided.

9.1 Functions

8-bit timer/event counter 5n has the following two modes (n = 0, 1).

- Mode using 8-bit timer/event counter alone (individual mode)
- Mode using cascade connection (16-bit resolution: cascade connection mode)

These two modes are described below.

(1) Mode using 8-bit timer/event counter alone (individual mode)

8-bit timer/event counter 5n operates as an 8-bit timer/event counter. The following functions can be used.

- Interval timer
- External event counter
- Square-wave output
- PWM output

(2) Mode using cascade connection (16-bit resolution: cascade connection mode)

8-bit timer/event counter 5n operates as a 16-bit timer/event counter by connecting the TM5n register in cascade. The following functions can be used.

- Interval timer with 16-bit resolution
- External event counter with 16-bit resolution
- Square-wave output with 16-bit resolution

The block diagram of 8-bit timer/event counter 5n is shown next.




Figure 9-1. Block Diagram of 8-Bit Timer/Event Counter 5n

www.DataSheet4U.com

9.2 Configuration

8-bit timer/event counter 5n includes the following hardware.

Table 9-1.	Configuration	of 8-Bit Timer/Event Counter 5n
------------	---------------	---------------------------------

Item	Configuration	
Timer registers	8-bit timer counter 5n (TM5n) 16-bit timer counter 5 (TM5): Only when using cascade connection	
Registers	8-bit timer compare register 5n (CR5n) 16-bit timer compare register 5 (CR5): Only when using cascade connection	
Timer output	1 (TO5n pin)	
Control registers ^{Note}	Timer clock selection register 5n (TCL5n)8-bit timer mode control register 5n (TMC5n)16-bit timer mode control register 5 (TMC5): Only when using cascade connection	

Note When using the functions of the TI5n and TO5n pins, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

 $\textbf{Remark} \quad n=0, \ 1$

(1) 8-bit timer counter 5n (TM5n)


www.DataSheet4U.com

The TM5n register is an 8-bit read-only register that counts the count pulses.

The counter is incremented in synchronization with the rising edge of the count clock.

Through cascade connection, the TM5n registers can be used as a 16-bit timer.

When using the TM50 register and the TM51 register in cascade as a 16-bit timer, these registers can be read only in 16-bit units. Therefore, read these registers twice and compare the values, taking into consideration that the reading occurs during a count change.



The count value is reset to 00H in the following cases.

- <1> Reset
- <2> When the TMC5n.TCE5n bit is cleared (0)
- <3> The TM5n register and CR5n register match in the mode in which clear & start occurs on a match between the TM5n register and the CR5n register
- Caution When connected in cascade, these registers become 0000H even when the TCE50 bit in the lowest timer (TM50) is cleared.


(2) 8-bit timer compare register 5n (CR5n)

The CR5n register can be read and written in 8-bit units.

In a mode other than the PWM mode, the value set to the CR5n register is always compared to the count value of the TM5n register, and if the two values match, an interrupt request signal (INTTM5n) is generated. In the PWM mode, TM5n register overflow causes the TO5n pin output to change to the active level, and when the values of the TM5n register and the CR5n register match, the TO5n pin output changes to the inactive level.

The value of the CR5n register can be set in the range of 00H to FFH.

When using the TM50 register and TM51 register in cascade as a 16-bit timer, the CR50 register and CR51 register operate as 16-bit timer compare register 5 (CR5). The counter value and register value are compared in 16-bit lengths, and if they match, an interrupt request signal (INTTM50) is generated.



- Cautions 1. In the mode in which clear & start occurs upon a match of the TM5n register and CR5n register (TMC5n.TMC5n6 bit = 0), do not write a different value to the CR5n register during the count operation.
 - 2. In the PWM mode, set the CR5n register rewrite interval to three or more count clocks (clock selected with the TCL5n register).
 - 3. Before changing the value of the CR5n register when using a cascade connection, be sure to stop the timer operation.

9.3 Registers

www.DataSheet4U.com


The following two registers are used to control 8-bit timer/event counter 5n.

- Timer clock selection register 5n (TCL5n)
- 8-bit timer mode control register 5n (TMC5n)

Remark To use the functions of the TI5n and TO5n pins, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

(1) Timer clock selection register 5n (TCL5n)

The TCL5n register sets the count clock of 8-bit timer/event counter 5n and the valid edge of the TI5n pin input. The TCL5n register can be read or written in 8-bit units. Reset sets this register to 00H.



(2) 8-bit timer mode control register 5n (TMC5n)

The TMC5n register performs the following six settings.

www.DataSheet4U.com

- Controls counting by the TM5n register
- Selects the operation mode of the TM5n register
- Selects the individual mode or cascade connection mode
- Sets the status of the timer output flip-flop
- Controls the timer output flip-flop or selects the active level in the PWM (free-running timer) mode
- Controls timer output

The TMC5n register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

After re	eset: 00H	R/W	Addre	ss: TMC50 F	FFFF5C	6H, TMC51	FFFF5C	7H -	www.DataShee	14U.c	
	<7>	6	5	4	<3>	<2>	1	<0>			
TMC5n	TCE5n	TMC5n6	0	TMC514 ^{Note}	LVS5n	LVR5n	TMC5n1	TOE5n]		
(n = 0, 1)											
	TCE5n	С	Control of count operation of 8-bit timer/event counter 5n								
	0	Counting	Counting is disabled after the counter is cleared to 0 (counter disabled)								
	1	Start cour	nt operati	on							
									_		
	TMC5n6	S	election o	of operation m	ode of 8-l	bit timer/eve	ent counter	5n			
	0	Mode in wh	ich clear &	k start occurs on	match betw	veen TM5n re	gister and Cl	R5n register			
	1	PWM (fre	e-running	g timer) mode							
									-		
	TMC514	Selection o	f individual	mode or cascad	le connectio	on mode for 8-	bit timer/ever	nt counter 51			
	0	Individual	mode						_		
	1	Cascade	connecti	on mode (con	nected wi	th 8-bit time	r/event cou	inter 50)			
		1	1						7		
	LVS5n	LVR5n		Setting	of status	of timer out	put F/F		_		
	0	0	Unchan	ged					_		
	0	1	Reset ti	mer output F/	F to 0				_		
	1	0	Set time	er output F/F t	o 1				_		
	1	1	Setting	prohibited							
	TMC5n1	Other thar	Other than PWM (free-running timer) PWM (free-runnin]		
		mo	de (TMC	5n6 bit = 0)		(TMC					
		(Controls	timer F/F		Selects					
	0	Disable in	version	operation	Hig	h active					
	1	Enable in	version c	peration	Low	v active					
	TOE5n			Time	er output c	ontrol			1		
	0	Disable o	utput (TC)5n pin is low	· · ·				-		
	1	Enable ou		•	,				-		
Note Bit 4 of the	e TMC50 r	egister is f	ixed to	0.					4		
	used at o	ne time.						-	-		
				ttings are v				ne PWM	mode.		
				at the same 6, and TMC				ration m	odo		
		-		er output e			r output		lode		
				in bits (Cau			ng of time		t F/F		
	> Set the							or outpu			
Remarks 1. In 2. Wi				output is set t bits are read			by the TC	CE5n bit :	= 0.		
						5n1, and 1	OE5n bit	s are ref	lected to the		
тс)5n output	regardles	s of the	TCE5n bit v	alue.						

9.4 Operation

www.DataSheet4U.com

9.4.1 Operation as interval timer

8-bit timer/event counter 5n operates as an interval timer that repeatedly generates interrupts at the interval of the count value preset in the CR5n register. If the count value in the TM5n register matches the value set in the CR5n register, the value of the TM5n register is cleared to 00H and counting is continued, and at the same time, an interrupt request signal (INTTM5n) is generated.

Setting method


<1> Set each register.

- TCL5n register: Selects the count clock (t).
- CR5n register: Compare value (N)
- TMC5n register: Stops count operation and selects the mode in which clear & start occurs on a match between the TM5n register and CR5n register (TMC5n register = 0000xx00B, ×: don't care).
- <2> When the TMC5n.TCE5n bit is set to 1, the count operation starts.
- <3> When the values of the TM5n register and CR5n register match, the INTTM5n signal is generated (TM5n register is cleared to 00H).
- <4> Then, the INTTM5n signal is repeatedly generated at the same interval. To stop counting, set the TCE5n bit = 0.

Interval time = $(N + 1) \times t$: N = 00H to FFH

Caution During interval timer operation, do not rewrite the value of the CR5n register.








Figure 9-2. Timing of Interval Timer Operation (2/2)

9.4.2 Operation as external event counter

The external event counter counts the number of clock pulses input to the TI5n pin from an external source by using the TM5n register.

Each time the valid edge specified by the TCL5n register is input to the TI5n pin, the TM5n register is incremented. Either the rising edge or the falling edge can be specified as the valid edge.

When the count value of the TM5n register matches the value of the CR5n register, the TM5n register is cleared to 00H and an interrupt request signal (INTTM5n) is generated.

Setting method

<1> Set each register.

TCL5n register: Selects the TI5n pin input edge.

Falling edge of TI5n pin \rightarrow TLC5n register = 00H

Rising edge of TI5n pin \rightarrow TCL5n register = 01H

- CR5n register: Compare value (N)
- TMC5n register: Stops count operation, selects the mode in which clear & start occurs on a match between the TM5n register and CR5n register, disables timer output F/F inversion operation, and disables timer output.

(TMC5n register = 0000xx00B, x: don't care)

- For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
- <2> When the TMC5n.TCE5n bit is set to 1, the counter counts the number of pulses input from the TI5n pin.
- <3> When the values of the TM5n register and CR5n register match, the INTTM5n signal is generated (TM5n register is cleared to 00H).
- <4> Then, the INTTM5n signal is generated each time the values of the TM5n register and CR5n register match.

INTTM5n signal is generated when the valid edge of TI5n pin is input N + 1 times: N = 00H to FFH

Caution During external event counter operation, do not rewrite the value of the CR5n register.

Remark n = 0, 1

Figure 9-3. Timing of External Event Counter Operation (with Rising Edge Specified)

TI5n	
TM5n count value	$\underbrace{\text{ooh}X\text{o1h}X\text{o2h}X\text{o3h}X\text{o4h}X\text{o5h}X} \xrightarrow{(1)} X\text{N} - 1X \text{N} X \text{o0h}X\text{o1h}X\text{o2h}X\text{o3h}X$
	Count start
CR5n	<u>N</u> N
TCE5n	<u></u>
TGESH	
INTTM5n	
Remark n :	= 0, 1

9.4.3 Square-wave output operation

A square wave with any frequency can be output at an interval determined by the value preset in the CR5n register. By setting the TMC5n.TOE5n bit to 1, the output status of the TO5n pin is inverted at an interval determined by the count value preset in the CR5n register. In this way, a square wave of any frequency can be output (duty = 50%) (n = 0, 1).

Setting method

<1> Set each register.

- TCL5n register: Selects the count clock (t).
- CR5n register: Compare value (N)
- TMC5n register: Stops count operation, selects the mode in which clear & start occurs on a match between the TM5n register and CR5n register, sets initial value of timer output, enables timer output F/F inversion operation, and enables timer output. (TMC5n register = 00001011B or 00000111B)
- For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
- <2> When the TMC5n.TCE5n bit is set to 1, counting starts.
- <3> When the values of the TM5n register and CR5n register match, the timer output F/F is inverted. Moreover, the INTTM5n signal is generated and the TM5n register is cleared to 00H.
- <4> Then, the timer output F/F is inverted during the same interval and a square wave is output from the TO5n pin.

Frequency = 1/2t(N + 1): N = 00H to FFH

Caution Do not rewrite the value of the CR5n register during square-wave output.




Figure 9-4. Timing of Square-Wave Output Operation



9.4.4 8-bit PWM output operation

By setting the TMC5n.TMC5n6 bit to 1, 8-bit timer/event counter 5n performs PWM output.

www.DataSheet4U.com

Pulses with a duty factor determined by the value set in the CR5n register are output from the TO5n pin.

Set the width of the active level of the PWM pulse in the CR5n register. The active level can be selected using the TMC5n.TMC5n1 bit.

The count clock can be selected using the TCL5n register.

PWM output can be enabled/disabled by the TMC5n.TOE5n bit.

Caution The CR5n register rewrite interval must be three or more operation clocks (set by the TCL5n register).

Use method

<1> Set each register.

- TCL5n register: Selects the count clock (t).
- CR5n register: Compare value (N)
- TMC5n register: Stops count operation, selects PWM mode, and leave timer output F/F unchanged, sets active level, and enables timer output. (TMC5n register = 01000001B or 01000011B)
- For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
- <2> When the TMC5n.TCE5n bit is set to 1, counting starts.

PWM output operation

- <1> When counting starts, PWM output (output from the TO5n pin) outputs the inactive level until an overflow occurs.
- <2> When an overflow occurs, the active level set by setting method <1> is output. The active level is output until the value of the CR5n register and the count value of the TM5n register match. An interrupt request signal (INTTM5n) is generated.
- <3> When the value of the CR5n register and the count value of the TM5n register match, the inactive level is output and continues to be output until an overflow occurs again.
- <4> Then, steps <2> and <3> are repeated until counting is stopped.
- <5> When counting is stopped by clearing TCE5n bit to 0, PWM output becomes inactive.

Cycle = 256t, active level width = Nt, duty = N/256: N = 00H to FFH

Remarks 1. n = 0, 1

2. For the detailed timing, refer to Figure 9-5 Timing of PWM Output Operation and Figure 9-6 Timing of Operation Based on CR5n Register Transitions.

(a) Basic operation of PWM output





Figure 9-5. Timing of PWM Output Operation

(b) Operation based on CR5n register transitions





9.4.5 Operation as interval timer (16 bits)

The 16-bit resolution timer/event counter mode is selected by setting the TMC51.TMC514 bit to 1.

8-bit timer/event counter 5n operates as an interval timer by repeatedly generating interrupts using the count value preset in 16-bit timer compare register 5 (CR5) as the interval.

Setting method

<1> Set each register.

TCL50 register:	Selects the count clock (t)
	(The TCL51 register does not need to be set in cascade connection)
CR50 register:	Compare value (N) Lower 8 bits (settable from 00H to FFH)
CR51 register:	Compare value (N) Higher 8 bits (settable from 00H to FFH)
• TMC50, TMC51 register:	Selects the mode in which clear & start occurs on a match between TM5
	register and CR5 register (x: don't care)
	TMC50 register = 0000xx00B
	TMC51 register = 0001xx00B

- <2> Set the TMC51.TCE51 bit to 1. Then set the TMC50.TCE50 bit to 1 to start the count operation.
- <3> When the values of the TM5 register and CR5 register connected in cascade match, the INTTM50 signal is generated (the TM5 register is cleared to 0000H).
- <4> The INTTM50 signal is then generated repeatedly at the same interval.

Interval time = $(N + 1) \times t$: N = 0000H to FFFH

- Cautions 1. To write using 8-bit access during cascade connection, set the TCE51 bit to 1 at operation start and then set the TCE50 bit to 1. When operation is stopped, clear the TCE50 bit to 0 and then clear the TCE51 bit to 0.
 - During cascade connection, TI50 input, TO50 output, and the INTTM50 signal are used. Do not use TI51 input, TO51 output, and the INTTM51 signal; mask them instead (for details, refer to CHAPTER 21 INTERRUPT/EXCEPTION PROCESSING FUNCTION). Clear the LVS51, LVR51, TMC511, and TOE51 bits to 0.
 - 3. Do not change the value of the CR5 register during timer operation.

Figure 9-7 shows a timing example of the cascade connection mode with 16-bit resolution.

Count clock FFH 00H TM50 count value 00H 01H FFH 00H FFH 00H 01H N 00H 01H A 00H N N+1 B 00H TM51 count value 00H 02H M-1 M 00H 01H CR50 Ν CR51 Μ TCE50 TCE51 L INTTM50 Interval time Operation enabled, Interrupt occurrence, Operation stopped count start counter cleared



9.4.6 Operation as external event counter (16 bits)

The 16-bit resolution timer/event counter mode is selected by setting the TMC51.TMC514 bit to 1.

www.DataSheet4U.com

The external event counter counts the number of clock pulses input to the TI50 pin from an external source using 16-bit timer counter 5 (TM5).

Setting	method
County	mounou

<1> Set each register.

TCL50 register:	Selects the TI50 pin input edge.
	(The TCL51 register does not have to be set during cascade connection.)
	Falling edge of TI50 pin \rightarrow TCL50 register = 00H
	Rising edge of TI50 pin \rightarrow TCL50 register = 01H
CR50 register:	Compare value (N) Lower 8 bits (settable from 00H to FFH)
CR51 register:	Compare value (N) Higher 8 bits (settable from 00H to FFH)
TMC50, TMC51 registers:	Stops count operation, selects the clear & stop mode entered on a match
	between the TM5 register and CR5 register, disables timer output F/F
	inversion, and disables timer output.
	(×: don't care)
	TMC50 register = 0000xx00B
	TMC51 register = 0001xx00B

- For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
- <2> Set the TMC51.TCE51 bit to 1. Then set the TMC50.TCE50 bit to 1 and count the number of pulses input from the TI50 pin.
- <3> When the values of the TM5 register and CR5 register connected in cascade match, the INTTM50 signal is generated (the TM5 register is cleared to 0000H).
- <4> The INTTM50 signal is then generated each time the values of the TM5 register and CR5 register match.

INTTM50 signal is generated when the valid edge of TI50 pin is input N + 1 times: N = 0000H to FFFFH

- Cautions 1. During external event counter operation, do not rewrite the value of the CR5n register.
 - 2. To write using 8-bit access during cascade connection, set the TCE51 bit to 1 and then set the TCE50 bit to 1. When operation is stopped, clear the TCE50 bit to 0 and then clear the TCE51 bit to 0 (n = 0, 1).
 - 3. During cascade connection, TI50 input and the INTTM50 signal are used. Do not use TI51 input, TO51 output, and the INTTM51 signal; mask them instead (for details, refer to CHAPTER 21 INTERRUPT/EXCEPTION PROCESSING FUNCTION). Clear the LVS51, LVR51, TMC511, and TOE51 bits to 0.
 - 4. Do not change the value of the CR5 register during external event counter operation.

9.4.7 Square-wave output operation (16-bit resolution)

The 16-bit resolution timer/event counter mode is selected by setting the TMC51.TMC514 bit to 1. Www.DataSheet4U.com 8-bit timer/event counter 5n outputs a square wave of any frequency using the interval preset in 16-bit timer compare register 5 (CR5).

Setting method

<1> Set each register.

TCL50 register:

Selects the count clock (t)

(The TCL51 register does not have to be set in cascade connection)

- CR50 register: Compare value (N) ... Lower 8 bits (settable from 00H to FFH)
- CR51 register: Compare value (N) ... Higher 8 bits (settable from 00H to FFH)
- TMC50, TCM51 registers: Stops count operation, selects the mode in which clear & start occurs on a match between the TM5 register and CR5 register.

ſ	LVS50	LVR50	Timer Output F/F Status Settings
ſ	1	0	High-level output
ſ	0	1	Low-level output

Enables timer output F/F inversion, and enables timer output.

TMC50 register = 00001011B or 00000111B

- TMC51 register = 00010000B
- For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
- <2> Set the TMC51.TCE51 bit to 1. Then set the TMC50.TCE50 bit to 1 to start the count operation.
- <3> When the values of the TM5 register and the CR5 register connected in cascade match, the TO50 timer output F/F is inverted. Moreover, the INTTM50 signal is generated and the TM5 register is cleared to 0000H.
- <4> Then, the timer output F/F is inverted during the same interval and a square wave is output from the TO50 pin.

Frequency = 1/2t(N + 1): N = 0000H to FFFFH


Caution Do not write a different value to the CR5 register during operation.

9.4.8 Cautions

(1) Error on starting timer

An error of up to 1 clock occurs before the match signal is generated after the timer has been started. This is because the TM5n register is started asynchronously to the count pulse.





CHAPTER 10 8-BIT TIMER H

www.DataSheet4U.com

In the V850ES/KG2, two channels of 8-bit timer H are provided.

10.1 Functions

8-bit timer Hn has the following functions (n = 0, 1).

- Interval timer
- Square ware output
- PWM output
- Carrier generator

10.2 Configuration

8-bit timer Hn includes the following hardware.

Table 10-1. Configuration of 8-Bit Timer Hn

Item	Configuration
Timer registers	8-bit timer counter Hn: 1 each
Register	8-bit timer H compare register n0 (CMPn0): 1 each 8-bit timer H compare register n1 (CMPn1): 1 each
Timer outputs	TOHn, output controller
Control registers ^{Note}	8-bit timer H mode register n (TMHMDn) 8-bit timer H carrier control register n (TMCYCn)

Note To use the TOHn pin function, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

The block diagram is shown below.

www.DataSheet4U.com





Figure 10-1. Block Diagram of 8-Bit Timer Hn

(1) 8-bit timer H compare register n0 (CMPn0)

This register can be read or written in 8-bit units. This register is used in all of the timer operation modes. This register constantly compares the value set to the CMPn0 register with the count value of 8-bit timer counter Hn and, when the two values match, generates an interrupt request signal (INTTMHn) and inverts the output level of the TOHn pin.

Rewrite the value of the CMPn0 register while the timer is stopped (TMHMDn.TMHEn bit = 0). Reset sets this register to 00H.



Caution Rewriting the CMPn0 register during timer count operation is prohibited.

(2) 8-bit timer H compare register n1 (CMPn1)

www.DataSheet4U.com

This register can be read or written in 8-bit units.

This register is used in the PWM output mode and carrier generator mode.


In the PWM output mode, this register constantly compares the value set to the CMPn1 register with the count value of 8-bit timer counter Hn and, when the two values match, inverts the output level of the TOHn pin. No interrupt request signal is generated.

In the carrier generator mode, the CMPn1 register always compares the value set to the CMPn1 register with the count value of 8-bit timer counter Hn and, when the two values match, generates an interrupt request signal (INTTMHn). At the same time, the count value is cleared.

The CMPn1 register can be rewritten during timer count operation.

If the value of the CMPn1 register is rewritten while the timer is operating, the new value is latched and transferred to the CMPn1 register when the count value of the timer matches the old value of the CMPn1 register, and then the value of the CMPn1 register is changed to the new value. If matching of the count value and the CMPn1 register value and writing a value to the CMPn1 register conflict, the value of the CMPn1 register is not changed.

Reset sets this register to 00H.



The CMPn1 register can be rewritten during timer count operation.

In the carrier generator mode, after the CMPn1 register is set, if the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, an interrupt request signal (INTTMHn) is generated. At the same time, the value of 8-bit timer counter Hn is cleared to 00H.

If the set value of the CMPn1 register is rewritten during timer operation, the reload timing is when the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match. If the transfer timing and write to the CMPn1 register from the CPU conflict, transfer is not performed.

Caution In the PWM output mode and carrier generator mode, be sure to set the CMPn1 register when starting the timer count operation (TMHMDn.TMHEn bit = 1) after the timer count operation was stopped (TMHEn bit = 0) (be sure to set again even if setting the same value to the CMPn1 register).

10.3 Registers

www.DataSheet4U.com

The registers that control 8-bit timer Hn are as follows.

- 8-bit timer H mode register n (TMHMDn)
- 8-bit timer H carrier control register n (TMCYCn)

Remarks 1. To use the TOHn pin function, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

2. n = 0, 1

(1) 8-bit timer H mode register n (TMHMDn)

The TMHMDn register controls the mode of 8-bit timer Hn. TMHMDn register can be read or written in 8-bit or 1-bit units. Reset sets TMHMDn to 00H.

After re	set: 00H	R/W	Address	: FFFFF580	ЭН				
	<7>	6	5	4	3	2 <1:	<0>		
/HMD0	TMHE0	CKSH02	CKSH01	CKSH00	TMMD01 T	MMD00 TOLE	V0 TOEN0		
	TMHE0			8-bit timer I	H0 operation	enable			
	0	Stop time	r count ope	eration (8-bit	timer counte	er H0 = 00H)			
	1	Enable tin	ner count o	peration (Co	ounting starts	when clock is	input)		
	CKSH02	CKSH01	CKSH00			f count clock	1		
				Count clock ^{No}	fxx = 20 MI	Hz fxx = 16.0 MH	z fxx = 10.0 MH		
	0	0	0	fxx	Setting prohibi	-			
	0	0	1	fxx/2	100 ns	125 ns	200 ns		
	0	1	0	fxx/4	200 ns	250 ns	400 ns		
	0	1	1	fxx/16	800 ns	1 µs	1.6 μs		
	1	0	0	fxx/64	1.6 μs	4 μs	6.4 μs		
	1	0	1	fxx/1024	51.2 μs	64 μs	102.4 μs		
	Othe	er than above Setting prohibited							
	TMMD01	TMMD00		9 hit t	imor 40 ono	ration mode			
	0	0	Interval tir		imer H0 opei	allon mode			
	0	1		enerator mode	40				
	1	0	PWM out						
	1	1	Setting pr						
			ootting pi	ombitou					
	TOLEV0		Tir	ner output le	evel control (default)			
	0	Low level				,			
	1	High level							
		0							
	TOEN0			Timer o	utput control				
	0	Disable o	utput						
	1	Enable ou	Itput						

(a) 8-bit timer H mode register 0 (TMHMD0)

REGC = V_{DD} = 4.0 to 5.5 V: Count clock \leq 10 MHz

REGC = 10 μ F, V_{DD} = 4.0 to 5.5 V: Count clock \leq 5 MHz

REGC = V_{DD} = 2.7 to 4.0 V: Count clock $\leq 5~MHz$

Cautions 1. When the TMHE0 bit = 1, setting bits other than those of the TMHMD0 register is prohibited.


- 2. In the PWM output mode and carrier generator mode, be sure to set the CMP01 register when starting the timer count operation (TMHE0 bit = 1) after the timer count operation was stopped (TMHE0 bit = 0) (be sure to set again even if setting the same value to the CMP01 register).
- 3. When using the carrier generator mode, set 8-bit timer H0 count clock frequency to six times 8-bit timer/event counter 50 count clock frequency or higher.

After re	eset: 00H	R/W	Address	: FFFFF590	4						
	<7>	6	5	4	3	2 <1	>	<0>			
TMHMD1	TMHE1	CKSH12	CKSH11	CKSH10 1		/MD10 TOLI	EV1	TOEN1			
	TMHE1		8-bit timer H1 operation enable								
0		Stop time	Stop timer count operation (8-bit timer counter $H1 = 00H$)								
	1	Enable tin	ner count o	peration (Co	unting starts	when clock is	s inpu	t)			
	CKSH12	CKSH11	CKSH10		Selection	f count clock					
	ONOTITZ	OKOITT		Count clock ^{Note}	1	H_z fxx = 16.0 MF	-Iz fxx -	= 10 0 MHz			
	0	0	0	fxx		ed Setting prohibit					
	0	0	1	fxx/2	100 ns	125 ns		0 ns			
	0	1	0	fxx/4	200 ns	250 ns		0 ns			
	0	1	1	fxx/16	800 ns	1 μs	-	δμs			
	1	0	0	fxx/64	1.6 μs	4 μs		μο 1 μs			
	1	0	1		,	subclock)		T.			
	Ot	her than ab	ove	Setting prohibited							
	TMMD11	TMMD10	TMMD10 8-bit timer H1 operation mode								
	0	0	0 Interval timer mode								
	0	1	1 Carrier generator mode								
	1	0	0 PWM output mode								
	1	1	1 Setting prohibited								
	TOLEV1		Tir	Timer output level control (default)							
	0	Low level									
	1	High level									
		-									
	TOEN1			Timer ou	tput control						
	0	Disable or	utput								
	1	Enable ou	nable output								
REC	$\frac{1}{36C} = V_{DD} = \frac{1}{36C} = 10 \ \mu F$	Enable ou offy the foll 4.0 to 5.57 , V _{DD} = 4.5	owing cor 5 V: Coun 0 to 5.5 V	nditions. t clock ≤ 10 /: Count clo t clock ≤ 5 N	ck ≤ 5 MHz	 _					
autions 1.			bit = 1,	setting bits	s other the	an those of	the	тмнмр			
2.	register	WM outp when sta	arting the	e timer cou	int operat	or mode, be ion (TMHE1 (be sure to	bit	= 1) aft			

3. When using the carrier generator mode, set 8-bit timer H1 count clock frequency to six times 8-bit timer/event counter 51 count clock frequency or higher.

(2) 8-bit timer H carrier control register n (TMCYCn)

This register controls the 8-bit timer Hn remote control output and carrier pulse output status. Www.DataSheet4U.com TMCYCn register can be read or written in 8-bit or 1-bit units. The NRZn bit is a read-only bit. Reset sets TMCYCn to 00H.



After reset: 00H		R/W Address: TMCYC0 FFFF581H, TMCYC1 FFFF591H						
	7	6	5	4	3	2	1	<0>
TMCYCn	0	0	0	0	0	RMCn	NRZBn	NRZn
(n = 0, 1)								
	RMCn	NRZBn		Re	emote cont	rol output		
	0	0	0 Low-level output					
	0	1	1 High-level output					
	1	0	0 Low-level output					
	1	1	1 Carrier pulse output					
	NRZn Carrier pulse output status flag							
	0	Carrier ou	Carrier output disabled status (low-level status)					
	1	Carrier ou	Carrier output enable status					

10.4 Operation

10.4.1 Operation as interval timer/square wave output

When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, an interrupt request signal (INTTMHn) is generated and 8-bit timer counter Hn is cleared to 00H.

The CMPn1 register cannot be used in the interval timer mode. Even if the CMPn1 register is set, this has no effect on the timer output because matches between 8-bit timer counter Hn and the CMPn1 register are not detected.

A square wave of the desired frequency (duty = 50%) is output from the TOHn pin, by setting the TMHMDn.TOENn bit to 1.

- Remarks 1. For the alternate-function pin (TOHn) settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
 - 2. For INTTMHn interrupt enable, refer to CHAPTER 21 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

Setting

<1> Set each register.




Figure 10-2. Register Settings in Interval Timer Mode

<2> When the TMHEn bit is set to 1, counting starts.

- <3> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the INTTMHn signal is generated and 8-bit timer counter Hn is cleared to 00H.
- <4> Then, the INTTMHn signal is generated in the same interval. To stop the count operation, clear the TMHEn bit to 0.





Figure 10-3. Timing of Interval Timer/Square Wave Output Operation (1/2)

www.DataSheet4U.com

<3> The INTTMHn signal and TOHn output are set to the default level when the TMHEn bit is cleared to 0 during 8-bit timer Hn operation. If the level is already at the default level before the TMHMDn.TMHEn bit is cleared to 0, that level is maintained.

Remarks 1. n = 0, 1**2.** $01H \le N \le FEH$





10.4.2 PWM output mode operation

In the PWM output mode, a pulse of any duty and cycle can be output.

www.DataSheet4U.com

The CMPn0 register controls the timer output (TOHn) cycle. Rewriting the CMPn0 register during timer operation is prohibited.

The CMPn1 register controls the timer output (TOHn) duty. The CMPn1 register can be rewritten during timer operation.

The operation in the PWM output mode is as follows.

After timer counting starts, when the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the TOHn output level is inverted and 8-bit timer counter Hn is cleared to 00H. When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the TOHn output level is inverted.

Remarks 1. For the alternate-function pin (TOHn) settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

2. For INTTMHn interrupt enable, refer to CHAPTER 21 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

Setting

<1> Set each register.

	TMHEn	CKSHn2	CKSHn1	CKSHn0	TMMDn1	TMMDn0	TOLEVn	TOENn	_			
TMHMDn	0	0/1	0/1	0/1	1	0	0/1	1				
• Co (ii) CMP • Co	ompare va n1 registe ompare va 1. n = 0	alue (N): Ser setting	Sets duty		CMPn1 register setting							

Figure 10-4. Register Settings in PWM Output Mode

<2> When the TMHEn bit is set to 1, counting starts.

- <3> After the count operation is enabled, the first compare register to be compared is the CMPn0 register. When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, 8-bit timer counter Hn is cleared, an interrupt request signal (INTTMHn) is generated, and the TOHn output level is inverted. At the same time, the register that is compared with 8-bit timer counter Hn changes from the CMPn0 register to the CMPn1 register.
- <4> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the TOHn output level is inverted, and at the same time the register that is compared with 8-bit timer counter Hn changes from the CMPn1 register to the CMPn0 register. At this time, 8-bit timer counter Hn is not cleared and the INTTMHn signal is not generated.
- <5> A pulse of any duty can be obtained through the repetition of steps <3> and <4> above.
- <6> To stop the count operation, clear the TMHEn bit to 0.

Designating the set value of the CMPn0 register as (N), the set value of the CMPn1 register as (M), and the count clock frequency as f_{CNT}, the PWM pulse output cycle and duty are as follows.

PWM pulse output cycle = $(N + 1)/f_{CNT}$ Duty = inactive width: Active width = (M + 1) : (N + 1)

- Cautions 1. The set value of the CMPn1 register can be changed while the timer counter is operating. However, this takes a duration of at least three operating clocks (signal selected by the CKSHn2 to CKSHn0 bits of the TMHMDn register) from when the value of the CMPn1 register is changed until the value is transferred to the register.
 - Be sure to set the CMPn1 register when starting the timer count operation (TMHEn bit = 1) after the timer count operation was stopped (TMHEn bit = 0) (be sure to set again even if setting the same value to the CMPn1 register).
 - 3. Make sure that the CMPn1 register set value (M) and CMPn0 register set value (N) are within the following range.

 $00H \le CMPn1 (M) < CMPn0 (N) \le FFH$




Figure 10-5. Operation Timing in PWM Output Mode (1/4)



<2> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the TOHn output level is inverted, 8-bit timer counter Hn is cleared, and the INTTMHn signal is output.

- <3> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the TOHn output level is inverted. At this time, the value of 8-bit timer counter Hn is not cleared and the INTTMHn signal is not output.
- <4> When the TMHEn bit is cleared to 0 during 8-bit timer Hn operation, the INTTMHn signal and TOHn output are set to the default level.




Figure 10-5. Operation Timing in PWM Output Mode (2/4)




Figure 10-5. Operation Timing in PWM Output Mode (3/4)




Figure 10-5. Operation Timing in PWM Output Mode (4/4)

www.DataSheet4U.com

- <1> When the TMHEn bit is set to 1, counting starts. At this time, the TOHn output remains the default level.
- <2> The set value of the CMPn1 register can be changed during count operation. This operation is asynchronous to the count clock.
- <3> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, 8-bit timer counter Hn is cleared, the TOHn output level is inverted, and the INTTMHn signal is generated.
- <4> Even if the value of the CMPn1 register is changed, that value is latched and not transferred to the register. When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register prior to the change match, the changed value is transferred to the CMPn1 register and the value of the CMPn1 register is changed (<2>').

However, three or more count clocks are required from the time the value of the CMPn1 register is changed until it is transferred to the register. Even if a match signal is generated within three count clocks, the changed value cannot be transferred to the register.

- <5> When the count value of 8-bit timer counter Hn matches the changed set value of the CMPn1 register, the TOHn output level is inverted. 8-bit timer counter Hn is not cleared and the INTTMHn signal is not generated.
- <6> When the TMHEn bit is cleared to 0 during 8-bit timer Hn operation, the INTTMHn signal and TOHn output are set to the default level.

10.4.3 Carrier generator mode operation

The carrier clock generated by 8-bit timer Hn is output using the cycle set with 8-bit timer/event counter 5n. In the carrier generator mode, 8-bit timer/event counter 5n is used to control the extent to which the carrier pulse of 8-bit timer Hn is output, and the carrier pulse is output from the TOHn output.

- Remarks 1. For the alternate-function pin (TOHn) settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
 - 2. For INTTMHn interrupt enable, refer to CHAPTER 21 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

(1) Carrier generation


In the carrier generator mode, the CMPn0 register generates a waveform with the low-level width of the carrier pulse and the CMPn1 register generates a waveform with the high-level width of the carrier pulse. During 8-bit timer Hn operation, the CMPn1 register can be rewritten, but rewriting of the CMPn0 register is prohibited.

(2) Carrier output control

Carrier output control is performed with the interrupt request signal (INTTM5n) of 8-bit timer/event counter 5n and the TMCYCn.NRZBn and TMCYCn.RMCn bits. The output relationships are as follows.

RMCn Bit	NRZBn Bit	Output
0	0	Low level output
0	1	High level output
1	0	Low level output
1	1	Carrier pulse output

To control carrier pulse output during count operation, the TMCYCn.NRZn and TMCYCn.NRZBn bits have a master and slave bit configuration. The NRZn bit is read-only while the NRZBn bit can be read and written. The INTTM5n signal is synchronized with the 8-bit timer Hn clock and output as the INTTM5Hn signal. The INTTM5Hn signal becomes the data transfer signal of the NRZn bit and the value of the NRZBn bit is transferred to the NRZn bit. The transfer timing from the NRZBn bit to the NRZn bit is as follows.





Setting

<1> Set each register.




Figure 10-7. Register Settings in Carrier Generator Mode

- <2> When the TMHEn bit is set to 1, 8-bit timer Hn count operation starts.
- <3> When the TMC5n.TCE5n bit is set to 1, 8-bit timer/event counter 5n count operation starts.
- <4> After the count operation is enabled, the first compare register to be compared is the CMPn0 register. When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the INTTMHn signal is generated, 8-bit timer counter Hn is cleared, and at the same time, the register that is compared with 8-bit timer counter Hn changes from the CMPn0 register to the CMPn1 register.
- <5> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the INTTMHn signal is generated, 8-bit timer counter Hn is cleared, and at the same time, the register that is compared with 8-bit timer counter Hn changes from the CMPn1 register to the CMPn0 register.
- <6> The carrier clock is obtained through the repetition of steps <4> and <5> above.
- <7> The INTTM5n signal is synchronized with 8-bit timer Hn and output as the INTTM5Hn signal. This signal becomes the data transfer signal of the NRZBn bit and the value of the NRZBn bit is transferred to the NRZn bit.
- <8> Write the next value to the NRZBn bit in the interrupt servicing programming that has been started by the INTTM5Hn interrupt or after timing has been checked by polling the interrupt request flag. Write data to count the next time to the CR5n register.
- <9> When the NRZn bit becomes high level, the carrier clock is output from the TOHn pin.
- <10> Any carrier clock can be obtained through the repetition of the above steps. To stop the count operation, clear the TMHEn bit to 0.

www.DataSheet4U.com

Designating the set value of the CMPn0 register as (N), the set value of the CMPn1 register as (M), and the count clock frequency as fcNT, the carrier clock output cycle and duty are as follows.

Carrier clock output cycle = $(N + M + 2)/f_{CNT}$ Duty = High level width: Carrier clock output width = (M + 1): (N + M + 2)

- Cautions 1. Be sure to set the CMPn1 register when starting the timer count operation (TMHEn bit = 1) after the timer count operation was stopped (TMHEn bit = 0) (be sure to set again even if setting the same value to the CMPn1 register).
 - 2. Set the values of the CMPn0 and CMPn1 registers in the range of 01H to FFH.
 - 3. In the carrier generator mode, three operating clocks (signal selected by the TMHMDn.CKSHn0 to TMHMDn.CKSHn2 bits) are required for actual transfer of the new value to the register after the CMPn1 register has been rewritten.
 - 4. Be sure to perform the TMCYCn.RMCn bit setting before the start of the count operation.
 - 5. When using the carrier generator mode, set the 8-bit timer Hn count clock frequency to six times the 8-bit timer/event counter 5n count clock frequency or higher.




Figure 10-8. Carrier Generator Mode (1/3)

<1> When the TMHEn bit = 0 and the TCE5n bit = 0, the operation of 8-bit timer Hn is stopped.

- <2> When the TMHEn bit is set to 1, 8-bit timer Hn starts counting. The carrier clock remains the default level.
- <3> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the first INTTMHn signal is generated, the carrier clock signal is inverted, and the register that is compared with 8-bit timer counter Hn changes from the CMPn0 register to the CMPn1 register. 8-bit timer counter Hn is cleared to 00H.
- <4> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the INTTMHn signal is generated, the carrier clock signal is inverted, and the register that is compared with 8-bit timer counter Hn changes from the CMPn1 register to the CMPn0 register. 8-bit timer counter Hn is cleared to 00H. A carrier clock with a duty of 50% is generated through the repetition of steps <3> and <4>.
- <5> The INTTM5n signal is synchronized with 8-bit timer Hn and output as the INTTM5Hn signal.
- <6> The INTTM5Hn signal becomes the data transfer signal of the NRZBn bit, and the value of the NRZBn bit is transferred to the NRZn bit.
- <7> The TOHn output is made low level by clearing the NRZn bit = 0.

Remark n = 0, 1




Figure 10-8. Carrier Generator Mode (2/3)

- <3> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the first INTTMHn signal is generated, the carrier clock signal is inverted, and the register that is compared with 8-bit timer counter Hn changes from the CMPn0 register to the CMPn1 register. 8-bit timer counter Hn is cleared to 00H.
- <4> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the INTTMHn signal is generated, the carrier clock signal is inverted, and the register that is compared with 8-bit timer counter Hn changes from the CMPn1 register to the CMPn0 register. 8-bit timer counter Hn is cleared to 00H. A carrier clock with a fixed duty (other than 50%) is generated through the repetition of steps <3> and <4>.
- <5> The INTTM5n signal is generated. This signal is synchronized with 8-bit timer Hn and output as the INTTM5Hn signal.
- <6> The carrier is output from the rising edge of the first carrier clock by setting the NRZn bit = 1.
- <7> By setting the NRZn bit = 0, the TOHn output is also maintained high level while the carrier clock is high level, and does not change to low level (the high level width of the carrier waveform is guaranteed through steps <6> and <7>).

Remark n = 0, 1




Figure 10-8. Carrier Generator Mode (3/3)

<1> When the TMHEn bit is set to 1, counting starts. The carrier clock remains the default level at this time.

- <2> When the count value of the 8-bit timer counter Hn matches the value of the CMPn0 register, the INTTMHn signal is output, the carrier signal is inverted, and the 8-bit timer counter is cleared to 00H. At the same time, the compare register whose value is to be compared with that of the 8-bit timer counter Hn is changed from the CMPn0 register to the CMPn1 register.
- <3> The CMPn1 register is asynchronous to the count clock, and its value can be changed while the 8-bit timer Hn is operating. The new value (L) to which the value of the register is to be changed is latched. When the count value of the 8-bit timer counter Hn matches the value (M) of the CMPn1 register before the change, the CMPn1 register is changed (<3>').

However, it takes three count clocks or more since the value of the CMPn1 register has been changed until the value is transferred to the register. Even if a match signal is generated before the duration of three count clocks elapses, the new value is not transferred to the register.

- <4> When the count value of 8-bit timer counter Hn and the value (M) of the CMPn1 register match, the INTTMHn signal is output, the carrier signal is inverted, and 8-bit timer counter Hn is cleared to 00H. At the same time, the compare register whose value is to be compared with that of the 8-bit timer counter Hn is changed from the CMPn1 register to the CMPn0 register.
- <5> The timing at which the count value of 8-bit timer counter Hn and the value of the CMPn1 register match again is the changed value (L).

Remark n = 0, 1

CHAPTER 11 INTERVAL TIMER, WATCH TIMER

The V850ES/KG2 includes interval timer BRG and a watch timer. Interval timer BRG can also be used as the source clock of the watch timer. The watch timer can also be used as interval timer WT.

Two interval timer channels and one watch timer channel can be used at the same time.

11.1 Interval Timer BRG

11.1.1 Functions

Interval timer BRG has the following functions.

- Interval timer BRG: An interrupt request signal (INTBRG) is generated at a specified interval.
- Generation of count clock for watch timer: When the main clock is used as the count clock for the watch timer, a count clock (fBRG) is generated.

11.1.2 Configuration

The following shows the block diagram of interval timer BRG.




Figure 11-1. Block Diagram of Interval Timer BRG

(1) Clock control

The clock control controls supply/stop of the operation clock of interval timer BRG.

www.DataSheet4U.com

(2) 3-bit prescaler

The 3-bit prescaler divides fx to generate $f_x/2$, $f_x/4$, and $f_x/8$.

(3) Selector

The selector selects the count clock (fBGCS) for interval timer BRG from fx, fx/2, fx/4, and fx/8.

(4) 8-bit counter

The 8-bit counter counts the count clock (fBGCS).

(5) Output control

The output control controls supply of the count clock (fBRG) for the watch timer.

(6) PRSCM register

The PRSCM register is an 8-bit compare register that sets the interval time.

(7) PRSM register

The PRSM register controls the operation of interval timer BRG, the selector, and clock supply to the watch timer.

11.1.3 Registers

Interval timer BRG includes the following registers.

(1) Interval timer BRG mode register (PRSM)

PRSM controls the operation of interval timer BRG, selection of count clock, and clock supply to the watch timer.

This register can be read or written in 8-bit or 1-bit units. Reset sets PRSM to 00H.

	7	6	5	<4>	3	2	1	0			
PRSM	0	0	0	BGCE	0	TODIS	BGCS1	BGCS0			
	BGCE		Control of interval timer operation								
	0	Operatio	Dperation stopped, 8-bit counter cleared to 01H								
	1	Operate									
	TODIS	TODIS Control of clock supply for watch timer									
	0	Clock for	watch time	er supplied							
	1	Clock for	watch time	er not supplie	ed						
	BGCS1	BGCS0	BGCS0 Sele		ction of input clock (fBGCS) ^{Note}						
				10	MHz	5 MHz	: .	4 MHz			
	0	0	fx	10	0 ns	200 ns	s :	250 ns			
	0	1	fx/2	20	0 ns	400 ns	s :	500 ns			
	1	0	fx/4	40	0 ns	800 ns	5	1 µs			
	1	1	fx/8	80	0 ns	1.6 µs	s :	2 µs			
	VD	□ = 4.0 to	5.5 V: fвg	the followin cs ≤ 10 MH cs ≤ 5 MHz	z	ons are s	atisfied.				
	Cautions	BGC bit = setti	CS0 bits v = 1). Set ing (1) the en the BC	nge the va while inter the TODI BGCE bit GCE bit is	val time S, BGCS	er BRG is S1, and E	operation 3GCS0 b	ng (BGCI its before			

(2) Interval timer BRG compare register (PRSCM)

www.DataSheet4U.com

PRSCM is an 8-bit compare register. This register can be read or written in 8-bit units. Reset sets PRSCM to 00H.

After res	et: 00H	R/W	Address: F	FFFF8B1F	ł			
	7	6	5	4	3	2	1	0
PRSCM	PRSCM7	PRSCM6	PRSCM5	PRSCM4	PRSCM3	PRSCM2	PRSCM1	PRSCM0
	Caution	operatir	ng (PRSN		bit = 1).			er BRG is I register

11.1.4 Operation

(1) Operation of interval timer BRG

Set the count clock by using the BGCS1 and BGCS0 bits of PRSM and the 8-bit compare value by using the PRSCM register.

When the PRSM.BGCE bit is set (1), interval timer BRG starts operating.

Each time the count value of the 8-bit counter and the set value in the PRSCM register match, an interrupt request signal (INTBRG) is generated. At the same time, the 8-bit counter is cleared to 00H and counting is continued.

The interval time can be obtained from the following equation.

Interval time = $2^m \times N/fx$

Remark m: Division value (set values of BGCS1 and BGCS0 bits) = 0 to 3

- N: Set value in PRSCM register = 1 to 256 (when the set value in the PRSCM register is 00H, N = 256)
- fx: Main clock oscillation frequency

(2) Count clock supply for watch timer

Set the count clock by using the BGCS1 and BGCS0 bits of PRSM and the 8-bit compare value by using the PRSCM register, so that the count clock frequency (f_{BRG}) of the watch timer is 32.768 kHz. Clear (0) the PRSM.TODIS bit at the same time.

When the PRSM.BGCE bit is set (1), fBRG is supplied to the watch timer.

fBRG is obtained from the following equation.

 $f_{BRG} = f_X/(2^{m+1} \times N)$

To set f_{BRG} to 32.768 kHz, perform the following calculation to set the BGCS1 and BGCS0 bits and the PRSCM register.

<1> Set N = fx/65,536 (round off the decimal) to set m = 0.

<2> If N is even, N = N/2 and m = m + 1

- <3> Repeat step <2> until N is even or m = 3
- <4> Set N to the PRSCM register and m to the BGCS1 and BGCS0 bits.

Example: When fx = 4.00 MHz

<1> N = 4,000,000/65,536 = 61 (round off the decimal), m = 0

- <2>, <3> Since N is odd, the values remain as N = 61, m = 0
- <4> The set value in the PRSCM register: 3DH (61), the set values in the BGCS1 and BGCS0 bits: 00
- Remark m: Divided value (set value in the BGCS1 and BGCS0 bits) = 0 to 3
 - N: Set value in PRSCM register = 1 to 256 (when the set value in the PRSCM register is 00H, N = 256)
 - fx: Main clock oscillation frequency

11.2 Watch Timer

www.DataSheet4U.com

11.2.1 Functions


The watch timer has the following functions.

- Watch timer: An interrupt request signal (INTWT) is generated at time intervals of 0.5 or 0.25 seconds by using the main clock or subclock.
- Interval timer: An interrupt request signal (INTWTI) is generated at the preset time interval.

The watch timer and interval timer functions can be used at the same time.

11.2.2 Configuration

The following shows the block diagram of the watch timer.





(1) 11-bit prescaler

The 11-bit prescaler generates a clock of $fw/2^4$ to $fw/2^{11}$ by dividing fw.

(2) 5-bit counter

The 5-bit counter generates the watch timer interrupt request signal (INTWT) at intervals of 2^4 /fw, 2^5 /fw, 2^{13} /fw, or 2^{14} /fw by counting fw or fw/ 2^9 .

(3) Selectors

The watch timer has the following four selectors.

- Selector that selects the main clock (the clock from interval timer BRG (fBRG)) or the subclock (fxT) as the clock for the watch timer.
- Selector that selects fw or fw/2⁹ as the count clock frequency of the 5-bit counter
- Selector that selects 2⁴/fw or 2¹³/fw, or 2⁵/fw or 2¹⁴/fw as the INTWT signal generation time interval.
- Selector that selects the generation time interval of the interval timer WT interrupt request signal (INTWTI) from 2⁴/fw to 2¹¹/fw.

(4) 8-bit counter

The 8-bit counter counts the count clock (fbgcs).

(5) WTM register

The WTM register is an 8-bit register that controls the operation of the watch timer/interval timer WT and sets the interval of interrupt request signal generation.

11.2.3 Registers

The watch timer includes the following register.

(1) Watch timer operation mode register (WTM)

This register enables or disables the count clock and operation of the watch timer, sets the interval time of the 11-bit prescaler, controls the operation of the 5-bit counter, and sets the timer of watch timer interrupt request signal (INTWT) generation.

The WTM register can be read or written in 8-bit or 1-bit units.

Reset sets WTM to 00H.

	7	6	5	4	3	2	<1>	<0>
WTM	WTM7	WTM6	WTM5	WTM	4 WTM3	WTM2	WTM1	WTM0
	WTM7	WTM6	WTM5	WTM4	Selection of int	erval timer i	nterrupt (IN	TWTI) time
	0	0	0	0	2 ⁴ /fw (488			,
	0	0	0	1	2⁵/fw (977			
	0	0	1	0	2 ⁶ /fw (1.95			
	0	0	1	1	2 ⁷ /fw (3.91		-	
	0	1	0	0	2 ⁸ /fw (7.81		-	
	0	1	0	1	2 ⁹ /fw (15.6		-	
	0	1	1	0	2 ¹⁰ /fw (31.3			
	0	1	1	1	2 ¹¹ /fw (62.	5 ms: fw =	fxT)	
	1	0	0	0	2 ⁴ /fw (488	us: fw = fвr	ag)	
	1	0	0	1	2⁵/fw (977	μs: fw = fв	ag)	
	1	0	1	0	2 ⁶ /fw (1.95	ms: fw = f	BRG)	
	1	0	1	1	2 ⁷ /fw (3.91	ms: fw = f	BRG)	
	1	1	0	0	2 ⁸ /fw (7.81	ms: fw = f	BRG)	
	1	1	0	1	2 ⁹ /fw (15.6	ms: fw = f	BRG)	
	1	1	1	0	2 ¹⁰ /fw (31.3	3 ms: fw =	fвяg)	
	1	1	1	1	2 ¹¹ /fw (62.	5 ms: fw =	fвяg)	
	WTM7	WTM3	WTM2	Selec	tion of watch	timer interr	upt (INTW	T) time
	0	0	0	2 ¹⁴ /fw (0	0.5 s: fw = fxt)			
	0	0	1	2 ¹³ /fw (0	0.25 s: fw = fx	г)		
	0	1	0	2 ⁵ /fw (9	77 μ s: fw = fx	г)		
	0	1	1	24/fw (4	88 μs: fw = fx	г)		
	1	0	0	2 ¹⁴ /fw (0	0.5 s: fw = fBR	a)		
	1	0	1	2 ¹³ /fw (0	0.25 s: fw = fB	RG)		
	1	1	0	2 ⁵ /fw (9	77 μ s: fw = fB	ag)		
	1	1	1	24/fw (4	88 μs: fw = fв	rg)		
	WTM1			Control	of 5-bit counte	r operation		
	0	Clear aft	er operatio					
	1	Start	•					
	WTM0 0	Stop op	viation (ala		timer operations timer operations the secaler and 5		-)	
	1		peration (cle	αι υσιτι βι	escaler and 3)	

Remarks 1. fw: Watch timer clock frequency

2. Values in parentheses apply when fw = 32.768 kHz

11.2.4 Operation

(1) Operation as watch timer

The watch timer generates an interrupt request at fixed time intervals. The watch timer operates using time intervals of 0.25 or 0.5 seconds with the subclock (32.768 kHz).

The count operation starts when the WTM.WTM0 and WTM.WTM1 bits are set to 11. When these bits are cleared to 00, the 10-bit prescaler and 5-bit counter are cleared and the count operation stops.

The 5-bit counter can be cleared to synchronize the time by clearing the WTM1 bit to 0 when the watch timer and interval timer WT operate simultaneously. At this time, an error of up to 15.6 ms may occur in the watch timer, but interval timer WT is not affected.

(2) Operation as interval timer

The watch timer can also be used as an interval timer that repeatedly generates an interrupt request signal (INTWTI) at intervals specified by a count value set in advance.

The interval time can be selected by the WTM.WTM4 to WTM.WTM7 bits.

WTM7	WTM6	WTM5	WTM4		Interval Time
0	0	0	0	$2^4 \times 1/fw$	488 μ s (operating at fw = fxT = 32.768 kHz)
0	0	0	1	$2^5 \times 1/fw$	977 μ s (operating at fw = fxT = 32.768 kHz)
0	0	1	0	$2^6 \times 1/fw$	1.95 ms (operating at $f_W = f_{XT} = 32.768 \text{ kHz}$)
0	0	1	1	$2^7 \times 1/fw$	3.91 ms (operating at $f_W = f_{XT} = 32.768 \text{ kHz}$)
0	1	0	0	$2^8 \times 1/fw$	7.81 ms (operating at $f_W = f_{XT} = 32.768 \text{ kHz}$)
0	1	0	1	$2^9 \times 1/fw$	15.6 ms (operating at $f_W = f_{XT} = 32.768 \text{ kHz}$)
0	1	1	0	$2^{10} \times 1/fw$	31.3 ms (operating at $f_W = f_{XT} = 32.768 \text{ kHz}$)
0	1	1	1	$2^{11} \times 1/fw$	62.5 ms (operating at $f_W = f_{XT} = 32.768 \text{ kHz}$)
1	0	0	0	$2^4 \times 1/fw$	488 μ s (operating at fw = f _{BRG} = 32.768 kHz)
1	0	0	1	2⁵ × 1/fw	977 μ s (operating at fw = f _{BRG} = 32.768 kHz)
1	0	1	0	$2^6 \times 1/fw$	1.95 ms (operating at fw = fBRG = 32.768 kHz)
1	0	1	1	$2^7 \times 1/fw$	3.91 ms (operating at fw = fBRG = 32.768 kHz)
1	1	0	0	$2^8 \times 1/fw$	7.81 ms (operating at fw = fBRG = 32.768 kHz)
1	1	0	1	$2^9 \times 1/fw$	15.6 ms (operating at fw = fBRG = 32.768 kHz)
1	1	1	0	$2^{10} \times 1/fw$	31.3 ms (operating at fw = fBRG = 32.768 kHz)
1	1	1	1	$2^{11} \times 1/fw$	62.5 ms (operating at fw = fBRG = 32.768 kHz)

Table 11-1. Interval Time of Interval Timer

Remark fw: Watch timer clock frequency





Figure 11-3. Operation Timing of Watch Timer/Interval Timer

11.3 Cautions

(1) Operation as watch timer

Some time is required before the first watch timer interrupt request (INTWT) is generated after operation is enabled (WTM.WTM1 and WTM.WTM0 bits = 11).

Figure 11-4. Example of Generation of Watch Timer Interrupt Request (INTWT) (When Interrupt Period = 0.5 s)



www.DataSheet4U.com

(2) When watch timer and interval timer BRG operate simultaneously

When using the subclock as the count clock for the watch timer, the interval time of interval timer BRG can be set to any value. Changing the interval time does not affect the watch timer (before changing the interval time, stop operation).

When using the main clock as the count clock for the watch timer, set the interval time of interval timer BRG to approximately 65.536 kHz. Do not change this value.

(3) When interval timer BRG and interval timer WT operate simultaneously

When using the subclock as the count clock for interval timer WT, the interval times of interval timers BRG and WT can be set to any values. They can also be changed later (before changing the value, stop operation). When using the main clock as the count clock for interval timer WT, the interval time of interval timer BRG can be set to any value, but cannot be changed later (it can be changed only when interval timer WT stops operation). The interval time of interval timer WT can be set to $\times 2^5$ to $\times 2^{12}$ of the set value of interval timer BRG. It can also be changed later.

(4) When watch timer and interval timer WT operate simultaneously

The interval time of interval timer WT can be set to a value between 488 μ s and 62.5 ms. It cannot be changed later.

Do not stop interval timer WT (clear (0) the WTM.WTM0 bit) while the watch timer is operating. If the WTM0 bit is set (1) after it had been cleared (0), the watch timer will have a discrepancy of up to 0.5 or 0.25 seconds.

(5) When watch timer, interval timer BRG, and interval timer WT operate simultaneously

When using the subclock as the count clock for the watch timer, the interval times of interval timers BRG and WT can be set to any values. The interval time of interval timer BRG can be changed later (before changing the value, stop operation).

When using the main clock as the count clock for the watch timer, set the interval time of interval timer BRG to approximately 65.536 kHz. It cannot be changed later. The interval time of interval timer WT can be set to a value between 488 μ s and 62.5 ms. It cannot be changed later.

Do not stop interval timer BRG (clear (0) the PRSM.BGCE bit) or interval timer WT (clear (0) the WTM.WTM0 bit) while the watch timer is operating.

CHAPTER 12 WATCHDOG TIMER FUNCTIONS

12.1 Watchdog Timer 1

12.1.1 Functions

Watchdog timer 1 has the following operation modes.

- Watchdog timer
- Interval timer

The following functions are realized from the above-listed operation modes.

- Generation of non-maskable interrupt request signal (INTWDT1) upon overflow of watchdog timer 1^{Note}
- · Generation of system reset signal (WDTRES1) upon overflow of watchdog timer 1
- Generation of maskable interrupt request signal (INTWDTM1) upon overflow of interval timer
- **Note** For non-maskable interrupt servicing due to non-maskable interrupt request signal (INTWDT1, INTWDT2), refer to **21.10 Cautions**.
- **Remark** Select whether to use watchdog timer 1 in the watchdog timer 1 mode or the interval timer mode with the WDTM1 register.




Figure 12-1. Block Diagram of Watchdog Timer 1

www.DataSheet4U.com

12.1.2 Configuration

Watchdog timer 1 includes the following hardware.

www.DataSheet4U.com

Table 12-1. Configuration of Watchdog Timer 1

Item	Configuration
Control register	Watchdog timer clock selection register (WDCS)
	Watchdog timer mode register 1 (WDTM1)

12.1.3 Registers

The registers that control watchdog timer 1 are as follows.

- Watchdog timer clock selection register (WDCS)
- Watchdog timer mode register 1 (WDTM1)

(1) Watchdog timer clock selection register (WDCS)

This register sets the overflow time of watchdog timer 1 and the interval timer. The WDCS register can be read or written in 8-bit or 1-bit units. Reset sets WDCS to 00H.

After reset: 00H R/W Address: FFFF6C1H 7 5 3 2 0 6 4 1 WDCS 0 0 0 0 0 WDCS2 WDCS1 WDCS0 WDCS2 WDCS1 WDCS0 Overflow time of watchdog timer 1/interval timer fxw 4 MHz 5 MHz 10 MHz 0 0 0 2¹³/fxw 2.048 ms 1.638 ms 0.819 ms 0 0 1 214/fxw 4.096 ms 3.277 ms 1.638 ms 0 215/fxw 1 0 6.554 ms 3.277 ms 8.192 ms 0 1 1 2¹⁶/fxw 6.554 ms 16.38 ms 13.11 ms 1 0 0 217/fxw 32.77 ms 26.21 ms 13.11 ms 1 0 1 218/fxw 65.54 ms 52.43 ms 26.2 ms 2¹⁹/fxw 1 1 0 52.43 ms 131.1 ms 104.9 ms 1 1 1 2²¹/fxw 524.3 ms 419.4 ms 209.7 ms **Remark** fxw = fx: Watchdog timer 1 clock frequency

(2) Watchdog timer mode register 1 (WDTM1)

www.DataSheet4U.com

This register sets the watchdog timer 1 operation mode and enables/disables count operations. This register is a special register that can be written only in a special sequence (refer to **3.4.7 Special registers**).

The WDTM1 register can be read or written in 8-bit or 1-bit units. Reset sets WDTM1 to 00H.

Caution When the main clock is stopped and the CPU is operating on the subclock, do not access the WDTM1 register.

For details, refer to 3.4.8 (1) (b).

After res	set: 00H	R/W	Address:	FFFF6C2	Н			
	<7>	6	5	4	3	2	1	0
WDTM1	RUN1	0	0	WDTM14	WDTM13	0	0	0
		ſ						
	RUN1		Selection	n of operatic	n mode of w	atchdog 1	timer 1 ^{Note 1}	
	0	Stop cour	nting					
	1	Clear cou	nter and s	start countin	g			
			1					
	WDTM14	WDTM13	Selection	n of operatic	n mode of w	atchdog f	timer 1 ^{Note 2}	
	0	0		timer mode	Labla Satama			
	0	1	(Upon o	vertiow, mas	kable interru		J I M I IS ge	nerated.)
	1	0		og timer moo verflow, non-	le 1 ^{Note 3} maskable int	errupt IN	TWDT1 is g	enerated.)
	1	1		og timer moo verflow, rese	le 2 et operation \	WDTRES	1 is started	.)
 Notes 1. Once the F Therefore, 2. Once the V can be clear 3. For non-m refer to 21. 	when cou NDTM13 ared only l askable i	inting is st and WDT by reset. nterrupt s	arted, it M14 bits	cannot be are set (to	stopped exe o 1), they ca	cept rese annot be	et. e cleared (

12.1.4 Operation

www.DataSheet4U.com

(1) Operation as watchdog timer 1

Watchdog timer 1 operation to detect a program loop is selected by setting the WDTM1.WDTM14 bit to 1. The count clock (program loop detection time interval) of watchdog timer 1 can be selected using the WDCS.WDCS0 to WDCS.WDCS2 bits. The count operation is started by setting the WDTM1.RUN1 bit to 1. When, after the count operation is started, the RUN1 bit is again set to 1 within the set program loop detection time interval, watchdog timer 1 is cleared and the count operation starts again.

If the program loop detection time is exceeded without RUN1 bit being set to 1, reset signal (WDTRES1) through the value of the WDTM1.WDTM13 bit or a non-maskable interrupt request signal (INTWDT1) is generated.

The count operation of watchdog timer 1 stops in the STOP mode and IDLE mode. Set the RUN1 bit to 1 before the STOP mode or IDLE mode is entered in order to clear watchdog timer 1.

Because watchdog timer 1 operates in the HALT mode, make sure that an overflow will not occur during HALT.

Cautions 1. When the subclock is selected for the CPU clock, the count operation of watchdog timer 1 is stopped (the value of watchdog timer 1 is maintained).

2. For non-maskable interrupt servicing due to the INTWDT1 signal, refer to 21.10 Cautions.

Clock	Prog	ram Loop Detection	Time
	fxw = 4 MHz	fxw = 5 MHz	fxw = 10 MHz
2 ¹³ /fxw	2.048 ms	1.638 ms	0.819 ms
2 ¹⁴ /fxw	4.096 ms	3.277 ms	1.683 ms
2 ¹⁵ /fxw	8.192 ms	6.554 ms	3.277 ms
2 ¹⁶ /fxw	16.38 ms	13.11 ms	6.554 ms
2 ¹⁷ /fxw	32.77 ms	26.21 ms	13.11 ms
2 ¹⁸ /fxw	65.54 ms	52.43 ms	26.21 ms
2 ¹⁹ /fxw	131.1 ms	104.9 ms	52.43 ms
2 ²¹ /fxw	524.3 ms	419.4 ms	209.7 ms

Table 12-2. Program Loop Detection Time of Watchdog Timer 1

Remark fxw = fx: Watchdog timer 1 clock frequency

(2) Operation as interval timer

Watchdog timer 1 can be made to operate as an interval timer that repeatedly generates interrupts using the count value set in advance as the interval, by clearing the WDTM1.WDTM14 bit to 0.

When watchdog timer 1 operates as an interval timer, the interrupt mask flag (WDTMK) and priority specification flags (WDTPR0 to WDTPR2) of the WDTIC register are valid and maskable interrupt request signals (INTWDTM1) can be generated. The default priority of the INTWDTM1 signal is set to the highest level among the maskable interrupt request signals.

The interval timer continues to operate in the HALT mode, but it stops operating in the STOP mode and the IDLE mode.

- Cautions 1. Once the WDTM14 bit is set to 1 (thereby selecting the watchdog timer 1 mode), the interval timer mode is not entered as long as reset is not performed.
 - 2. When the subclock is selected for the CPU clock, the count operation of the watchdog timer 1 stops (the value of the watchdog timer is maintained).

Clock		Interval Time	
	fxw = 4 MHz	fxw = 5 MHz	fxw = 10 MHz
2 ¹³ /fxw	2.048 ms	1.638 ms	0.819 ms
2 ¹⁴ /fxw	4.096 ms	3.277 ms	1.638 ms
2 ¹⁵ /fxw	8.192 ms	6.554 ms	3.277 ms
2 ¹⁶ /fxw	16.38 ms	13.11 ms	6.554 ms
2 ¹⁷ /fxw	32.77 ms	26.21 ms	13.11 ms
2 ¹⁸ /fxw	65.54 ms	52.43 ms	26.21 ms
2 ¹⁹ /fxw	131.1 ms	104.9 ms	52.43 ms
2 ²¹ /fxw	524.3 ms	419.4 ms	209.7 ms

Table 12-3. Interval Time of Interval Timer

Remark fxw = fx: Watchdog timer 1 clock frequency

12.2 Watchdog Timer 2

www.DataSheet4U.com

12.2.1 Functions

Watchdog timer 2 has the following functions.

- Default start watchdog timer^{Note 1}
 - \rightarrow Reset mode: Reset operation upon overflow of watchdog timer 2 (generation of WDTRES2 signal)
 - → Non-maskable interrupt request mode: NMI operation upon overflow of watchdog timer 2 (generation of INTWDT2 signal)^{Note 2}
- Input selectable from main clock and subclock as the source clock
 - Notes 1. Watchdog timer 2 automatically starts in the reset mode following reset release. When watchdog timer 2 is not used, either stop its operation before reset is executed through this function, or clear once watchdog timer 2 and stop it within the next interval time. Also, write to the WDTM2 register for verification purposes only once, even if the default settings (reset mode, interval time: fxx/2²⁵) need not be changed.
 - 2. For non-maskable interrupt servicing due to a non-maskable interrupt request signal (INTWDT2), refer to 21.10 Cautions.




Figure 12-2. Block Diagram of Watchdog Timer 2

12.2.2 Configuration

Watchdog timer 2 includes the following hardware.

www.DataSheet4U.com

Table 12-4. Configuration of Watchdog Timer 2

Item	Configuration
Control register	Watchdog timer mode register 2 (WDTM2)
	Watchdog timer enable register (WDTE)

12.2.3 Registers


(1) Watchdog timer mode register 2 (WDTM2)

This register sets the overflow time and operation clock of watchdog timer 2.

The WDTM2 register can be read or written in 8-bit units. This register can be read any number of times, but it can be written only once following reset release. Reset sets WDTM2 to 67H.

Caution When the main clock is stopped and the CPU is operating on the subclock, do not access the WDTM2 register.

For details, refer to 3.4.8 (1) (b).




WDCS24	WDCS23	WDCS22	WDCS21	WDCS20	Selected Clock	fxx = 20 MHz	fxx = 16 MHz	fxx = 10 MHz
0	0	0	0	0	2 ¹⁸ /fxx	13.1 ms	16.4 ms	26.2 ms
0	0	0	0	1	2 ¹⁹ /fxx	26.2 ms	32.8 ms	52.4 ms
0	0	0	1	0	2 ²⁰ /fxx	52.4 ms	65.5 ms	104.9 ms
0	0	0	1	1	2 ²¹ /fxx	104.9 ms	131.1 ms	209.7 ms
0	0	1	0	0	2 ²² /fxx	209.7 ms	262.1 ms	419.4 ms
0	0	1	0	1	2 ²³ /fxx	419.4 ms	524.3 ms	838.9 ms
0	0	1	1	0	2 ²⁴ /fxx	838.9 ms	1048.6 ms	1677.7 ms
0	0	1	1	1	2 ²⁵ /fxx	1677.7 ms	2097.2 ms	3355.4 ms
0	1	0	0	0	2 ⁹ /fхт	15.625 ms (fxT =	= 32.768 kHz)	
0	1	0	0	1	2 ¹⁰ /fxT	31.25 ms (fxr =	32.768 kHz)	
0	1	0	1	0	2 ¹¹ /fxT	62.5 ms (fxt = 3	2.768 kHz)	
0	1	0	1	1	2 ¹² /fxT	125 ms (fxt = 32	2.768 kHz)	
0	1	1	0	0	2 ¹³ /fxT	250 ms (fxr = 32	2.768 kHz)	
0	1	1	0	1	2 ¹⁴ /fxT	500 ms (fxr = 32	2.768 kHz)	
0	1	1	1	0	2 ¹⁵ /fxT	1000 ms (fxr = 3	32.768 kHz)	
0	1	1	1	1	2 ¹⁶ /fxT	2000 ms (fxr = 3	32.768 kHz)	
1	×	×	×	×	Operation stoppe	ed		

Table 12-5. Watchdog Timer 2 Clock Selection

www.DataSheet4U.com

(2) Watchdog timer enable register (WDTE)

The counter of watchdog timer 2 is cleared and counting restarted by writing "ACH" to the WDTE register. The WDTE register can be read or written in 8-bit units. Reset sets WDTE to 9AH.



12.2.4 Operation

Watchdog timer 2 automatically starts in the reset mode following reset release.

The WDTM2 register can be written to only once following reset through byte access. To use watchdog timer 2, write the operation mode and the interval time to the WDTM2 register using 8-bit memory manipulation instructions. After this is done, the operation of watchdog timer 2 cannot be stopped.

The watchdog timer 2 program loop detection time interval can be selected by the WDTM2.WDCS24 to WDTM2.WDCS20 bits. Writing ACH to the WDTE register clears the counter of watchdog timer 2 and starts the count operation again. After the count operation starts, write ACH to the WDTE register within the set program loop detection time interval.

If the program loop detection time is exceeded without ACH being written to the WDTE register, a reset signal (WDTRES2) or non-maskable interrupt request signal (INTWDT2) is generated depending on the set value of the WDTM2.WDM21 and WDTM2.WDM20 bits.

To not use watchdog timer 2, write 1FH to the WDTM2 register.

For non-maskable interrupt servicing when the non-maskable interrupt request mode is set, refer to **21.10** Cautions.

If the main clock is selected as the source clock of watchdog timer 2, the watchdog timer stops operation in the IDLE/STOP mode. Therefore, clear watchdog timer 2 by writing ACH to the WDTE register before the IDLE/STOP mode is set.

Because watchdog timer 2 operates in the HALT mode or when the subclock is selected as its source clock in the IDLE/STOP mode, exercise care that the timer does not overflow in the HALT mode.

CHAPTER 13 REAL-TIME OUTPUT FUNCTION (RTO)

13.1 Function

The real-time output function (RTO) transfers preset data to the RTBL0 and RTBH0 registers, and then transfers this data with hardware to an external device via the real-time output latches, upon occurrence of a timer interrupt. The pins through which the data is output to an external device constitute a port called a real-time output port.

Because RTO can output signal without jitter, it is suitable for controlling a stepping motor.

In the V850ES/KG2, a 6-bit real-time output port channel is provided.

The real-time output port can be set in the port mode or real-time output port mode in 1-bit units. The block diagram of RTO is shown below.




Figure 13-1. Block Diagram of RTO

13.2 Configuration

www.DataSheet4U.com

RTO includes the following hardware.

Table 13-1. Configuration of RTO

Item	Configuration
Registers	Real-time output buffer register 0 (RTBL0, RTBH0)
Control registers	Real-time output port mode register 0 (RTPM0) Real-time output port control register 0 (RTPC0)

(1) Real-time output buffer register 0 (RTBL0, RTBH0)

RTBL0 and RTBH0 are 4-bit registers that hold output data in advance.

These registers are mapped to independent addresses in the peripheral I/O register area.

They can be read or written in 8-bit or 1-bit units.

If an operation mode of 4 bits \times 1 channel or 2 bits \times 1 channel is specified (RTPC0.BYTE0 bit = 0), data can be individually set to the RTBL0 and RTBH0 registers. The data of both these registers can be read at once by specifying the address of either of these registers.

If an operation mode of 6 bits \times 1 channel is specified (BYTE0 bit = 1), 8-bit data can be set to both the RTBL0 and RTBH0 registers by writing the data to either of these registers. Moreover, the data of both these registers can be read at once by specifying the address of either of these registers.

Table 13-2 shows the operation when the RTBL0 and RTBH0 registers are manipulated.

After res	set: 00H	R/W	Address: I	RTBL0 FFI	FF6E0H,	RTBH0 FF	FFF6E2H	
	7	6	5	4	3	2	1	0
RTBL0					RTBL03	RTBL02	RTBL01	RTBL00
RTBH0	0	0	RTBH05	RTBH04				
Cautior	2. Wł su	nen the bclock, o	ng to bits main cloc do not ac thod that c	k is stop cess the	ped and RTBL0 a	the CPU and RTBI	J is oper H0 regist	ating on ers using

Operation Mode	Register to Be	Re	ad	Write ^{Note}		
	Manipulated	Higher 4 bits	Lower 4 bits	Higher 4 bits	Lower 4 bits	
4 bits \times 1 channel, 2 bits \times	RTBL0	RTBH0	RTBL0	Invalid	RTBL0	
1 channel	RTBH0	RTBH0	RTBL0	RTBH0	Invalid	
6 bits \times 1 channel	RTBL0	RTBH0	RTBL0	RTBH0	RTBL0	
	RTBH0	RTBH0	RTBL0	RTBH0	RTBL0	

Table 13-2. Operation During Manipulation of RTBL0 and RTBH0 Registers

www.DataSheet4U.com

Note After setting the real-time output port, set output data to the RTBL0 and RTBH0 registers by the time a real-time output trigger is generated.

13.3 Registers

RTO is controlled using the following two types of registers.

- Real-time output port mode register 0 (RTPM0)
- Real-time output port control register 0 (RTPC0)

(1) Real-time output port mode register 0 (RTPM0)

This register selects the real-time output port mode or port mode in 1-bit units. The RTPM0 register can be read or written in 8-bit or 1-bit units. Reset sets RTPM0 to 00H.

After res	set: 00H	R/W	Address: F	FFFF6E4H	ł				
	7	6	5	4	3	2	1	0	
RTPM0	0	0	RTPM05	RTPM04	RTPM03	RTPM02	RTPM01	RTPM00	
	RTPM0m		Contr	ol of real-ti	me output	port (m = 0	to 5)		
	0	Real-time	e output dis	abled					
	1	Real-time	e output ena	abled					
 Cautions 1. To reflect real-time output signals (RTPOUT00 to RTPOUT05) to the pins (RTP00 to RTP05), set them to the real-time output port with the PMC5 and PFC5 registers. By enabling real-time output operation (RTPC0.RTPOE0 bit = 1), the bits specified as real-time output enabled perform real-time output, and the bits specified as real-time output disabled output 0. If real-time output is disabled (RTPOE0 bit = 0), real-time output signals (RTPOUT00 to RTPOUT05) all output 0, regardless of the RTPM0 register setting. 									

(2) Real-time output port control register 0 (RTPC0)

www.DataSheet4U.com

This register sets the operation mode and output trigger of the real-time output port.

The relationship between the operation mode and output trigger of the real-time output port is as shown in Table 13-3.

The RTPC0 register can be read or written in 8-bit or 1-bit units.

Reset sets RTPC0 to 00H.

After res	et: 00H	R/W A	Address: I	FFFF6E5H					
	<7>	6	5	4	3	2	1	0	
RTPC0	RTPOE0	RTPEG0	BYTE0	EXTR0 ^{Note 1}	0	0	0	0	
	RTPOE0		(Control of real	-time out	out operation	on		
	0	Disables o	peration ^N	ote 2					
	1	Enables o	peration						
									1
	RTPEG0		Nete 0	Valid edge of	of INTTM	000 signal			
	0		alling edge ^{Note 3}						
l	1	1 Rising edge							ļ
	BYTE0	6	aggifigatio	n of channel	anfigura	tion for roo	l time oute	+	1
	0			on of channel		lion for rea	u-ume outp	Jul	
				$2 \text{ bits} \times 1 \text{ chan}$	nei				
l	1	6 bits \times 1 c	channel						J
Notes	1. For th	e EXTR0	bit, refer	to Table 13	-3.				
						ed (RTP	OE0 bit =	= 0), real	-time output
	signa	ls (RTPOL	JT00 to F	RTPOUT05)	all outp	ut 0.			
:	3. The INTTM000 signal is output for 1 clock of the count clock selected with 16-bit								
	timer/	event cou	nter 00.						
Cautior		m the se E0 bit = 0.	-	or the RTP	EG0, B`	YTE0, an	d EXTRO) bits onl	y when the

Table 13-3. Operation Modes and Output Triggers of Real-Time Output Port

BYTE0	EXTR0	Operation Mode	RTBH0 (RTP04, RTP05)	RTBL0 (RTP00 to RTP03)
0	0	4 bits \times 1 channel,	INTTM51	INTTM50
	1	2 bits \times 1 channel	INTTM50	INTTM000
1	0	6 bits \times 1 channel	INTTM50	
	1		INTTM000	

13.4 Operation

www.DataSheet4U.com

If the real-time output operation is enabled by setting the RTPC0.RTPOE0 bit to 1, the data of the RTBH0 and RTBL0 registers is transferred to the real-time output latch in synchronization with the generation of the selected transfer trigger (set by the RTPC0.EXTR0 and RTPC0.BYTE0 bits). Of the transferred data, only the data of the bits specified as real-time output enabled by the RTPM0 register is output from bits RTPOUT00 to RTPOUT05. The bits specified as real-time output disabled by the RTPM0 register output 0.

If the real-time output operation is disabled by clearing the RTPOE0 bit to 0, the RTPOUT00 to RTPOUT05 signals output 0 regardless of the setting of the RTPM0 register.




Figure 13-2. Example of Operation Timing of RTO0 (When EXTR0 and BYTE0 Bits = 00)

Remark For the operation during standby, refer to **CHAPTER 23 STANDBY FUNCTION**.

13.5 Usage

www.DataSheet4U.com

- (1) Disable real-time output. Clear the RTPC0.RTPOE0 bit to 0.
- (2) Perform initialization as follows.
 - Specify the real-time output port mode or port mode in 1-bit units. Set the RTPM0 register.
 - Channel configuration: Select the trigger and valid edge. Set the RTPC0.EXTR0, RTPC0.BYTE0, and RTPC0.RTPEG0 bits.
 - Set the initial values to the RTBH0 and RTBL0 registers^{Note 1}.
- (3) Enable real-time output. Set the RTPOE0 bit to 1.
- (4) Set the next output value to the RTBH0 and RTBL0 registers by the time the selected transfer trigger is generated^{Note 2}.
- (5) Set the next real-time output value to the RTBH0 and RTBL0 registers through interrupt servicing corresponding to the selected trigger.
- **Notes 1.** If write to the RTBH0 and RTBL0 registers is performed when the RTPOE0 bit = 0, that value is transferred to real-time output latches 0H and 0L, respectively.
 - 2. Even if write is performed to the RTBH0 and RTBL0 registers when the RTPOE0 bit = 1, data transfer to real-time output latches 0H and 0L is not performed.
- Caution To reflect the real-time output signals (RTPOUT00 to RTPOUT05) to the pins, set the real-time output ports (RTP00 to RTP05) with the PMC5 and PFC5 registers.

13.6 Cautions

- (1) Prevent the following conflicts by software.
 - Conflict between real-time output disable/enable switching (RTPOE0 bit) and selected real-time output trigger
 - Conflict between write to the RTBH0 and RTBL0 registers in the real-time output enabled status and the selected real-time output trigger.
- (2) Before performing initialization, disable real-time output (RTPOE0 bit = 0).
- (3) Once real-time output has been disabled (RTPOE0 bit = 0), be sure to initialize the RTBH0 and RTBL0 registers before enabling real-time output again (RTPOE0 bit = $0 \rightarrow 1$).

13.7 Security Function

www.DataSheet4U.com

A circuit that sets the pin outputs to high impedance as a security function for when malfunctions of a stepping motor controlled by RTO occur is provided on chip. It forcibly resets the pins allocated to RTP00 to RTP05 via external interrupt INTP0 pin edge detection, placing them in the high-impedance state.

The ports (P50 to P55 pins) placed in high impedance by INTPO^{Note 1} pin are initialized^{Note 2}, so settings for these ports must be performed again.

Notes 1. Regardless of the port settings, P50 to P55 pins are all placed in high impedance via the INTP0 pin.

- 2. The bits that are initialized are all the bits corresponding to P50 to P55 pins of the following registers.
 - P5 register
 - PM5 register
 - PMC5 register
 - PU5 register
 - PFC5 register
 - PF5 register

The block diagram of the security function is shown below.




Figure 13-3. Block Diagram of Security Function

This function is set with the PLLCTL.RTOST0 bit.

(1) PLL control register (PLLCTL)

The PLLCTL register is an 8-bit register that controls the RTO security function and PLL. This register can be read or written in 8-bit or 1-bit units. Reset sets PLLCTL to 01H.

After res	et: 01H	R/W	Address: F	FFFF806H					
	7	6	5	4	3	<2>	<1>	<0>	
PLLCTL	0	0	0 0 0 0 RTOST0 SELPLL ^{Note} PLLON ^{Note}						
	RTOST0		Contr	ol of RTP00	to RTP05	security fu	Inction		
	0	INTP0 pin	is not use	d as trigger	for security	/ function			
	1	INTP0 pin	is used as	trigger for	security fur	nction			
ł	FUNCTION ns 1. Be sel 2. To pla fur [Pr <1: <2: <3: <3: 8. Be	N. fore outp lect the II set aga acing the action. rocedure > Cancel RTOST > Set the > Set aga	outting a NTP0 pin in the p m in higl to set po the sec 0 bit to 0. RTOST0 ain as rea	value to interrupt orts (P50 n impedan rts again] urity fund bit to 1 (d il-time out	the real- edge dete to P55 nce via th ction and child read	-time out ection ar pins) as he INTPO I enable quired)	tput port d then se real-tim pin, firs port set	s (RTP00 et the RTC e output t cancel t ting by o	ENERATION to RTP05), DST0 bit. ports after the security clearing the t affect the

CHAPTER 14 A/D CONVERTER

14.1 Overview

The A/D converter converts analog input signals into digital values and has an 8-channel (ANI0 to ANI7) configuration.

The A/D converter has the following functions.

- Operating voltage (AVREF0): 2.7 to 5.5 V
- O Successive approximation method 10-bit A/D converter
- Analog input pin: 8
- Trigger mode:
 - Software trigger mode
 - Timer trigger mode (INTTM010)
 - External trigger mode (ADTRG pin)
- Operation mode
 - Select mode
 - Scan mode
- A/D conversion time:
 - Normal mode:
 - 14 to 100 $\mu s @$ 4.0 V $\leq AV_{\mathsf{REF0}} \leq 5.5 \text{ V}$
 - 17 to 100 $\mu s @$ 2.7 V $\leq AV_{\text{REF0}} < 4.0$ V
 - High-speed mode:
 - 3 to 100 μs @ 4.5 V \leq AVREF0 \leq 5.5 V
 - 4.8 to 100 μs @ 4.0 V \leq AVREF0 < 4.5 V
 - 6 to 100 μ s @ 2.85 V \leq AV_{REF0} < 4.0 V
 - 14 to 100 μ s @ 2.7 V \leq AV_{REF0} < 2.85 V
- $\, \odot \,$ Power fail detection function

Caution When using the A/D converter, operate with AVREF0 at the same potential as VDD and EVDD.

14.2 Functions

(1) 10-bit resolution A/D conversion

1 analog input channel is selected from the ANI0 to ANI7 pins, and an A/D conversion operation with resolution of 10 bits is repeatedly executed. Every time A/D conversion is completed, an interrupt request signal (INTAD) is generated.

(2) Power fail detection function

This is a function to detect low voltage in a battery. The results of A/D conversion (the value in the ADCRH register) and the PFT register are compared, and INTAD signal is generated only when the comparison conditions match.

14.3 Configuration

www.DataSheet4U.com

The A/D converter includes the following hardware.




Figure 14-1. Block Diagram of A/D Converter

Table 14-1. Registers of A/D Converter Used by Software

Item	Configuration							
Registers	A/D conversion result register (ADCR)							
	A/D conversion result register H (ADCRH): Only higher 8 bits can be read							
	Power fail comparison threshold register (PFT)							
	A/D converter mode register (ADM)							
	Analog input channel specification register (ADS)							
	Power fail comparison mode register (PFM)							

(1) ANI0 to ANI7 pins

These are analog input pins for the 8 channels of the A/D converter. They are used to input analog signals to be converted into digital signals. Pins other than those selected as analog input by the ADS register can be used as input ports.

(2) Sample & hold circuit

The sample & hold circuit samples the analog input signals selected by the input circuit and sends the sampled data to the voltage comparator. This circuit holds the sampled analog input voltage during A/D conversion.

(3) Series resistor string

The series resistor string is connected between AVREF0 and AVss and generates a voltage for comparison with the analog input signal.

(4) Voltage comparator

The voltage comparator compares the value that is sampled and held with the output voltage of the series resistor string.

(5) Successive approximation register (SAR)

This register compares the sampled analog voltage value with the voltage value from the series resistor string, and converts the comparison result starting from the most significant bit (MSB).

When the least significant bit (LSB) has been converted to a digital value (end of A/D conversion), the contents of the SAR register are transferred to the ADCR register.

The SAR register cannot be read or written directly.

(6) A/D conversion result register (ADCR), A/D conversion result register H (ADCRH)

Each time A/D conversion ends, the conversion results are loaded from the successive approximation register and the results of A/D conversion are held in the higher 10 bits of this register (the lower 6 bits are fixed to 0).

(7) Controller

The controller compares the A/D conversion results (the value of the ADCRH register) with the value of the PFT register when A/D conversion ends or the power fail detection function is used. It generates INTAD signal only when the comparison conditions match.

(8) AVREFO pin

This is the analog power supply pin/reference voltage input pin of the A/D converter. Always use the same potential as the V_{DD} pin even when not using the A/D converter.

The signals input to the ANI0 to ANI7 pins are converted into digital signals based on the voltage applied across AVREF0 and AVss.

(9) AVss pin

This is the ground potential pin of the A/D converter. Always use the same potential as the Vss pin even when not using the A/D converter.

(10) A/D converter mode register (ADM)

This register sets the conversion time of the analog input to be converted to a digital signal and the conversion operation start/stop.

(11) Analog input channel specification register (ADS)

This register specifies the input port for the analog voltage to be converted to a digital signal.

(12) Power fail comparison mode register (PFM)

This register sets the power fail detection mode.

(13) Power fail comparison threshold register (PFT)

This register sets the threshold to be compared with the ADCR register.

14.4 Registers

The A/D converter is controlled by the following registers.

- A/D converter mode register (ADM)
- Analog input channel specification register (ADS)
- Power fail comparison mode register (PFM)
- Power fail comparison threshold register (PFT)
- A/D conversion result register, A/D conversion result register H (ADCR, ADCRH)

(1) A/D converter mode register (ADM)

This register sets the conversion time of the analog input signal to be converted into a digital signal as well as two parts of the analog input signal to be converted into a digital signal as well as two parts of the analog input signal to be converted into a digital signal as two parts of the analog input signal to be converted into a digital signal as two parts of the analog input signal to be converted into a digital signal as two parts of the analog input signal to be converted into a digital signal as two parts of the analog input signal to be converted into a digital signal as two parts of the analog input signal to be converted into a digital signal as two parts of the analog input signal to be converted into a digital signal as two parts of the analog input signal to be converted into a digital signal as two parts of the analog input signal to be converted into a digital signal as two parts of the analog input signal to be converted into a digital signal as two parts of the analog input signal to be converted into a digital signal as two parts of the analog input signal to be converted into a digital signal as two parts of the analog input signal to be converted into a digital signal as two parts of the analog input signal to be converted into a digital signal as two parts of the analog input signal to be converted into a digital signal as two parts of the analog input signal to be converted into a digital signal as two parts of the analog input signal to be converted into a digital signal as two parts of the analog input signal to be converted into a digital signal as two parts of the analog input signal to be converted into a digital signal to be converted into a d

The ADM register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

	<7>	6	5	4	3	2	1	< 0 >				
ADM	ADCS	ADMD	FR2 ^{Note 1}	FR1 ^{Note 1}	FR0 ^{Note 1}	ADHS1 ^{Note 1}	ADHS0 ^{Note 1}	ADCS2				
	ADCS		Control of A/D conversion operation									
	0	Conversi	Conversion operation stopped									
	1	Conversi	Conversion operation enabled									
	ADMD			Control	of operation	on mode						
	0	Select m	Select mode									
	1	Scan mo	Scan mode									
		1										
	ADHS1			5 V A/D cor	version tir	ne mode (A	$V_{\text{REF0}} \ge 4.5$	V)				
	0	Normal r										
	1	High-spe	ed mode (v	alid only w	hen AVREF	₀≥4.5 V)						
	ADHS0			A/D conver	sion time r	node (AV _{RE}	$F_0 \ge 2.7 \text{ or } 2$	2.85 V)				
	0	Normal r										
	1	High-spe	ed mode (v	alid only w	hen AVREF	$_{0} \ge 2.7 \text{ or } 2.7$	85 V)					
	ADCS2	0	Control of re	eference vo	Itage gene	erator for bo	osting ^{Note 2}					
	0		e voltage g				0					
	1				peration er							

- 2. The operation of the reference voltage generator for boosting is controlled by the ADCS bit and it takes 1 μs (high-speed mode) or 14 μs (normal mode) after operation is started until it is stabilized. Therefore, the ADCS2 bit is set to 1 (A/D conversion is started) at least 1 μs (high-speed mode) or 14 μs (normal mode) after if the ADCS2 bit was set to 1 (reference voltage generator for boosting is on), the first conversion result is valid.
- Cautions 1. Changing bits FR2 to FR0, ADHS1, and ADHS0 while the ADCS bit = 1 is prohibited (write access to the ADM register is enabled and rewriting of bits FR2 to FR0, ADHS1, and ADHS0 is prohibited).
 - 2. Setting ADHS1 and ADHS0 bits to 11 is prohibited.
 - 3. Do not access the ADM register when the main clock is stopped and the subclock is operating. For details, refer to 3.4.8 (1) (b) Access to special on-chip peripheral I/O register.

Table 14-2. A/D Conversion Time

www.DataSheet4U.com

ADHS1	ADHS0	FR2	FR1	FR0			A/D Conversion	Time (µs)		Conversion
						20 MHz@	16 MHz@	8 MHz@	8 MHz@	Time Mode
						$AV_{REF0} \ge 4.5 V$	$AV_{\text{REF0}} \geq 4.0 \text{ V}$	$AV_{\text{REF0}} \ge 2.85 \text{ V}$	$AV_{REF0} \ge 2.7 V$	
0	0	0	0	0	288/fxx	14.4	18.0	36.0	36.0	Normal mode
0	0	0	0	1	240/fxx	Setting prohibited	15.0	30.0	30.0	AV _{REF0} ≥ 2.7 V
0	0	0	1	0	192/fxx	Setting prohibited	Setting prohibited	24.0	24.0	
0	0	0	1	1	Setting	orohibited				
0	0	1	0	0	144/fxx	Setting prohibited	Setting prohibited	18.0	18.0	Normal mode AV _{REF0} ≥ 2.7 V
0	0	1	0	1	120/fxx	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	
0	0	1	1	0	96/fxx	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	
0	0	1	1	1	Setting	prohibited				
0	1	0	0	0	96/fxx	4.8	6.0	12.0	Setting prohibited	High-speed mode
0	1	0	0	1	72/fxx	Setting prohibited	Setting prohibited	9.0	Setting prohibited	AV _{REF0} ≥ 2.85 V
0	1	0	1	0	48/fxx	Setting prohibited	Setting prohibited	6.0	Setting prohibited	
0	1	0	1	1	24/fxx	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	
0	1	1	0	0	224/fxx	11.2	14.0	28.0	28.0	High-speed
0	1	1	0	1	168/fxx	Setting prohibited	10.5	21.0	21.0	mode AV _{REF0} ≥ 2.7 V
0	1	1	1	0	112/fxx	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	
0	1	1	1	1	56/fxx	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	
1	0	0	0	0	72/fxx	3.6	Setting prohibited	Setting prohibited	Setting prohibited	High-speed mode
1	0	0	0	1	54/fxx	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	$AV_{REF0} \ge 4.5 V$
1	0	0	1	0	36/fxx	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	
1	0	0	1	1	18/fxx	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	
1	0	1	×	×	Setting	prohibited				
1	1	×	×	×	Setting	orohibited				

Remark fxx: Main clock frequency

(a) Controlling reference voltage generator for boosting

When the ADCS2 bit = 0, power to the A/D converter drops. The converter requires a setup time of 1 μ s (high-speed mode) or 14 μ s (normal mode) or more after the ADCS2 bit has been set to 1. Therefore, the result of A/D conversion becomes valid from the first result by setting the ADCS bit to 1 at least 1 μ s (high-speed mode) or 14 μ s (normal mode) after the ADCS2 bit has been set to 1.

Table 14-3. Setting of ADCS Bit and ADCS2 Bit

ADCS	ADCS2	A/D Conversion Operation
0	0	Stopped status (DC power consumption path does not exist)
0	1	Conversion standby mode (only the reference voltage generator for boosting consumes power)
1	0	Conversion mode (reference voltage generator stops operation ^{Note 1})
1	1	Conversion mode (reference voltage generator is operating ^{Note 2})

Notes 1. If the ADCS and ADCS2 bits are changed from 00B to 10B, the reference voltage generator for boosting automatically turns on. If the ADCS bit is cleared to 0 while the ADCS2 bit is 0, the voltage generator automatically turns off. In the software trigger mode (ADS.TRG bit = 0), use of the first A/D conversion result is prohibited.

In the hardware trigger mode (TRG bit = 1), use the A/D conversion result only if A/D conversion is started after the lapse of the oscillation stabilization time of the reference voltage generator for boosting.

2. If the ADCS and ADCS2 bits are changed from 00B to 11B, the reference voltage generator for boosting automatically turns on. If the ADCS bit is cleared to 0 while the ADCS2 bit is 1, the voltage generator stays on. In the software trigger mode (TRG bit = 0), use of the first A/D conversion result is prohibited.

In the hardware trigger mode (TRG bit = 1), use the A/D conversion result only if A/D conversion is started after the lapse of the oscillation stabilization time of the reference voltage generator for boosting.




Figure 14-2. Operation Sequence

(2) Analog input channel specification register (ADS)

This register specifies the analog voltage input port for A/D conversion. The ADS register can be read or written in 8-bit or 1-bit units. Reset sets ADS to 00H.

	GA1 ^{Note 1}	6	5	4	3	2	1	0			
E		EGA0 ^{Note 1}	TRG	ADTMD ^{Note 2}	0	ADS2	ADS1	ADS0			
E											
	GA1 ^{Note 1}	EGA0 ^{Note 1}	Speci	fication of ex	ernal trig	ger signal	(ADTRG) e	dge			
	0	0	No edge	detection							
	0	1	Falling e	dge							
_	1	0	Rising ed	dge							
	1	1	Both risir	ng and falling	edges						
	TRG			Trigger m	ode sele	ction					
	0	Software	trigger mo	de							
L	1	Hardware trigger mode									
A	DTMD ^{Note 2}		Spe	ecification of h	ardware	trigger mo	de				
	0	External trigger (ADTRG pin input)									
	1	Timer trigger (INTTM010 signal generated)									
Г	4000	1501	4500			· · · ·					
	ADS2	ADS1	ADS0		mode	of analog i	Scan mo				
_	0	0	0	ANIO	moue	ANIO	Scannio	ue			
	0	0	1	ANI1			, ANI1				
_	0	1	0	ANI2			to ANI2				
	0	1	1	ANI3			to ANI3				
-	1	0	0	ANI4		ANIO	to ANI4				
	1	0	1	ANI5		ANIO	to ANI5				
		1	0	ANI6		ANIO	to ANI6				
	1										

Г

www.DataSheet4U.com

(3) A/D conversion result register, A/D conversion result register H (ADCR, ADCRH)

The ADCR and ADCRH registers store the A/D conversion results.

These registers are read-only in 16-bit or 8-bit units. However, specify the ADCR register for 16-bit access, and the ADCRH register for 8-bit access. In the ADCR register, the 10 bits of conversion results are read in the higher 10 bits and 0 is read in the lower 6 bits. In the ADCRH register, the higher 8 bits of the conversion results are read.

Reset makes these registers undefined.

After res	et: Und	efined	R	Ac	dres	s: FF	FFF2	04H								
	15 1	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ADCR	AD9 AI	08 AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	0	0	0	0	0	0	ĺ
After res	et: Und 7 AD9		R 6 .D8		ldress 5 D7	2 FF	4		3	A	2		1 D3		0 D2	1
ADCHH	AD9		00	A	07	AL	00	AI	5	AL	J4	A	03	A	DZ	i

www.DataSheet4U.com

The following shows the relationship between the analog input voltage input to the analog input pins (ANI0 to ANI7) and A/D conversion results (ADCR register).

SAR = INT
$$\left(\frac{V_{IN}}{AV_{REF0}} \times 1024 + 0.5\right)$$

ADCR^{Note} = SAR × 64

Or,

$$(SAR - 0.5) \times \frac{AV_{REF0}}{1024} \le V_{IN} < (SAR + 0.5) \times \frac{AV_{REF0}}{1024}$$

INT ():	Function that returns the integer part of the value in parentheses
VIN:	Analog input voltage
AVREF0:	Voltage of AVREFO pin
ADCR:	Value in the ADCR register

Note The lower 6 bits of the ADCR register are fixed to 0.

The following shows the relationship between the analog input voltage and A/D conversion results.




Figure 14-3. Relationship Between Analog Input Voltage and A/D Conversion Results

(4) Power fail comparison mode register (PFM)

www.DataSheet4U.com

This register sets the power fail detection mode.

The PFM register compares the value in the PFT register with the value of the ADCRH register. The PFM register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

After re	set: 00H	R/W	Address: F	FFFF202H					
	<7>	< 6 >	5	4	3	2	1	0	
PFM	PFEN	PFCM	0	0	0	0	0	0	
	PFEN		Selectio	n of power t	ail compa	rison enab	e/disable		
	0	Power fai	il comparis	on disabled					
	1	Power fai	il comparis	on enabled					
	r								
	PFCM		Sel	ection of po	wer fail co	mparison r	node		
	0	Interrupt	request sig	inal (INTAD)	generate	d when AD	CR ≥ PFT		
	1	Interrupt	request sig	inal (INTAD)) generate	d when AD	CR < PFT		
op			•				••		e subclock is peripheral I/O

(5) Power fail comparison threshold register (PFT)

The PFT register sets the comparison value in the power fail detection mode. The 8-bit data set in the PFT register is compared with the value of the ADCRH register. The PFT register can be read or written in 8-bit units. Reset sets this register to 00H.

After rese	t: 00H	R/W A	Address: Ff	FFF203H					
PFT	7	6	5	4	3	2	1	0	
-			•				••		e subclock is peripheral I/O

14.5 Operation

14.5.1 Basic operation

- <1> Select the channel whose analog signal is to be converted into a digital signal using the ADS register. Set the ADM.ADHS1 or ADM.ADHS0 bit.
- <2> Set the ADM.ADCS2 bit to 1 and wait 1 μ s (high-speed mode) or 14 μ s (normal mode) or longer.
- <3> Set the ADM.ADCS bit to 1 to start A/D conversion. (Steps <4> to <10> are executed by hardware.)
- <4> The sample & hold circuit samples the voltage input to the selected analog input channel.
- <5> After sampling for a specific time, the sample & hold circuit enters the hold status and holds the input analog voltage until it has been converted into a digital signal.
- <6> Set bit 9 of the successive approximation register (SAR) to 1. The tap selector sets the voltage tap of the series resistor string to (1/2) × AVREF0.
- <7> The voltage comparator compares the voltage difference between the voltage tap of the series resistor string and the analog input voltage. If the analog input voltage is greater than (1/2) × AVREF0, the MSB of the SAR register remains set to 1. If the analog input voltage is less than (1/2) × AVREF0, the MSB is cleared to 0.
- <8> Next, bit 8 of the SAR register is automatically set to 1 and the next comparison starts. Depending on the previously determined value of bit 9, the voltage tap of the series resistor string is selected as follows.
 - Bit 9 = 1: (3/4) × AVREF0
 - Bit 9 = 0: (1/4) × AV_{REF0}

The analog input voltage is compared with one of these voltage taps and bit 8 of the SAR register is manipulated as follows depending on the result of the comparison.

Analog input voltage \geq voltage tap: Bit 8 = 1 Analog input voltage \leq voltage tap: Bit 8 = 0

- <9> The above steps are repeated until bit 0 of the SAR register has been manipulated.
- <10> When comparison of all 10 bits of the SAR register has been completed, the valid digital value remains in the SAR register, and the value of the SAR register is transferred and latched to the ADCR register. At the same time, an A/D conversion end interrupt request signal (INTAD) is generated.
- <11> Repeat steps <4> to <10> until the ADCS bit is cleared to 0. For another A/D conversion, start at <3>. However, when operating the A/D converter with the ADCS2 bit cleared to 0, start at <2>.

14.5.2 Trigger modes

The V850ES/KG2 has the following three trigger modes that set the A/D conversion start timing. These trigger modes are set by the ADS register.

- Software trigger mode
- External trigger mode (hardware trigger mode)
- Timer trigger mode (hardware trigger mode)

(1) Software trigger mode

This mode is used to start A/D conversion by setting the ADM.ADCS bit to 1 while the ADS.TRG bit is 0. Conversion is repeatedly performed as long as the ADCS bit is not cleared to 0 after completion of A/D conversion.

If the ADM, ADS, PFM, or PFT register is written during conversion, A/D conversion is aborted and started again from the beginning.

(2) External trigger mode (hardware trigger mode)

This is the status in which the ADS.TRG bit is set to 1 and ADS.ADTMD bit is cleared to 0. This mode is used to start A/D conversion by detecting an external trigger (ADTRG) after the ADCS bit has been set to 1.

The A/D converter waits for the external trigger (ADTRG) after the ADCS bit is set to 1.

The valid edge of the signal input to the ADTRG pin is specified by using the ADS.EGA1 and ADS.EGA0 bits. When the specified valid edge is detected, A/D conversion is started.

When A/D conversion is completed, the A/D converter waits for the external trigger (ADTRG) again.

If a valid edge is input to the ADTRG pin during A/D conversion, A/D conversion is aborted and started again from the beginning.

If the ADM, ADS, PFM, or PFT register is written during conversion, A/D conversion is aborted and the A/D converter waits for an external trigger (ADTRG).

(3) Timer trigger mode (hardware trigger mode)

This mode is used to start A/D conversion by detecting a timer trigger (INTTM010) after the ADCS bit has been set to 1 with the TGR bit = 1 and ADTMD bit = 1.

The A/D converter waits for the timer trigger (INTTM010) after the ADCS bit is set to 1.

When the INTTM010 signal is generated, A/D conversion is started.

When A/D conversion is completed, the A/D converter waits for the timer trigger (INTTM010) again.

If the INTTM010 signal is generated during A/D conversion, A/D conversion is aborted and started again from the beginning.

If the ADM, ADS, PFM, or PFT register is written during conversion, A/D conversion is aborted and the A/D converter waits for a timer trigger (INTTM010).

14.5.3 Operation modes

The following two operation modes are available. These operation modes are set by the ADM register.

- Select mode
- Scan mode

(1) Select mode

One input analog signal specified by the ADS register while the ADM.ADMD bit = 0 is converted. When conversion is complete, the result of conversion is stored in the ADCR register.

At the same time, the A/D conversion end interrupt request signal (INTAD) is generated. However, the INTAD signal may or may not be generated depending on setting of the PFM and PFT registers. For details, refer to **14.5.4 Power fail detection function**.

If anything is written to the ADM, ADS, PFM, and PFT registers during conversion, A/D conversion is aborted. In the software trigger mode, A/D conversion is started from the beginning again. In the hardware trigger mode, the A/D converter waits for a trigger.

If the trigger is detected during conversion in hardware trigger mode, A/D conversion is aborted and started again from the beginning.




Figure 14-4. Example of Select Mode Operation Timing (ADS.ADS2 to ADS.ADS0 Bits = 001B)

(2) Scan mode

In this mode, the analog signals specified by the ADS register and input from the ANIO pin while the ADM.ADMD bit = 1 are sequentially selected and converted.


When conversion of one analog input signal is complete, the conversion result is stored in the ADCR register and, at the same time, the A/D conversion end interrupt request signal (INTAD) is generated.

The A/D conversion results of all the analog input signals are stored in the ADCR register. It is therefore recommended to save the contents of the ADCR register to RAM once A/D conversion of one analog input signal has been completed.

In the hardware trigger mode (ADS.TRG bit = 1), the A/D converter waits for a trigger after it has completed A/D conversion of the analog signals specified by the ADS register and input from the ANI0 pin.

If anything is written to the ADM, ADS, PFM, and PFT registers during conversion, A/D conversion is aborted. In the software trigger mode, A/D conversion is started from the beginning again. In the hardware trigger mode, the A/D converter waits for a trigger. Conversion starts again from the ANI0 pin.

If the trigger is detected during conversion in hardware trigger mode, A/D conversion is aborted and started again from the beginning (ANI0 pin).





14.5.4 Power fail detection function

The conversion end interrupt request signal (INTAD) can be controlled as follows using the PFM and PFT registers.

- If the PFM.PFEN bit = 0, the INTAD signal is generated each time conversion ends.
- If the PFEN bit = 1 and the PFM.PFCM bit = 0, the conversion result (ADCRH register) and the value of the PFT register are compared when conversion ends, and the INTAD signal is generated only if ADCRH ≥ PFT.
- If the PFEN and PFCM bits = 1, the conversion result and the value of the PFT register are compared when conversion ends, and the INTAD signal is generated only if ADCRH < PFT.
- Because, when the PFEN bit = 1, the conversion result is overwritten after the INTAD signal has been generated, unless the conversion result is read by the time the next conversion ends, in some cases it may appear as if the actual operation differs from the operation described above (refer to **Figure 14-6**).




Figure 14-6. Power Fail Detection Function (PFCM Bit = 0)

14.5.5 Setting method

www.DataSheet4U.com

The following describes how to set registers.

- (1) When using the A/D converter for A/D conversion
 - <1> Set (1) the ADM.ADCS2 bit.
 - <2> Select the channel and conversion time by setting the ADS.ADS2 to ADS.ADS0 bits and the ADM.ADHS1, ADM.ADHS0, and ADM.FR2 to ADM.FR0 bits.
 - <3> Set (1) the ADM.ADCS bit.
 - <4> Transfer the A/D conversion data to the ADCR register.
 - <5> An interrupt request signal (INTAD) is generated.

<Changing the channel>

- <6> Change the channel by setting the ADS2 to ADS0 bits.
- <7> Transfer the A/D conversion data to the ADCR register.
- <8> The INTAD signal is generated.

<Ending A/D conversion>

<9> Clear (0) the ADCS bit.

<10> Clear (0) the ADCS2 bit.

- Cautions 1. The time taken from <1> to <3> must be 1 μ s (high-speed mode) or 14 μ s (normal mode) or longer.
 - 2. Steps <1> and <2> may be reversed.
 - 3. Step <1> may be omitted. However, if omitted, do not use the first conversion result after <3>.
 - 4. The time taken from <4> to <7> is different from the conversion time set by the ADHS1, ADHS0, and FR2 to FR0 bits.

The time taken for <6> and <7> is the conversion time set by the ADHS1, ADHS0, and FR2 to FR0 bits.

- (2) When using the A/D converter for the power fail detection function
 - <1> Set (1) the PFM.PFEN bit.
 - <2> Set the power fail comparison conditions by using the PFM.PFCM bit.
 - <3> Set (1) the ADM.ADCS2 bit.
 - <4> Select the channel and conversion time by setting the ADS.ADS2 to ADS.ADS0 bits and the ADM.ADHS1, ADM.ADHS0, and ADM.FR2 to ADM.FR0 bits.
 - <5> Set the threshold value in the PFT register.
 - <6> Set (1) the ADM.ADCS bit.
 - <7> Transfer the A/D conversion data to the ADCR register.
 - <8> Compare the ADCRH register with the PFT register. An interrupt request signal (INTAD) is generated when the conditions match.

<Changing the channel>

- <9> Change the channel by setting the ADS2 to ADS0 bits.
- <10> Transfer the A/D conversion data to the ADCR register.
- <11> The ADCRH register is compared with the PFT register. When the conditions match, an INTAD signal is generated.
- <Ending A/D conversion>
 - <12> Clear (0) the ADCS bit.
 - <13> Clear (0) the ADCS2 bit.
 - **Remark** If the operation of the power fail detection function is enabled, all the A/D conversion results are compared, regardless of whether the select mode or scan mode is set.


14.6 Cautions

(1) Power consumption in standby mode

The operation of the A/D converter stops in the standby mode. At this time, the power consumption can be reduced by stopping the conversion operation (the ADM.ADCS bit = 0).

Figure 14-7 shows an example of how to reduce the power consumption in the standby mode.

Figure 14-7. Example of How to Reduce Power Consumption in Standby Mode



(2) Input range of ANI0 to ANI7 pins

Use the A/D converter with the ANI0 to ANI7 pin input voltages within the specified range. If a voltage of AVREF0 or higher or AVss or lower (even if within the absolute maximum ratings) is input to these pins, the conversion value of the channel is undefined. Also, this may affect the conversion value of other channels.

(3) Conflicting operations


(a) Conflict between writing to the ADCR register and reading from ADCR register upon the end of conversion


Reading the ADCR register takes precedence. After the register has been read, a new conversion result is written to the ADCR register.

(b) Conflict between writing to the ADCR register and writing to the ADM register or writing to the ADS register upon the end of conversion Writing to the ADM register or ADS register takes precedence. The ADCR register is not written, and neither is the conversion end interrupt request signal (INTAD) generated.

(4) Measures against noise

To keep a resolution of 10 bits, be aware of noise on the AV_{REF0} and ANI0 to ANI7 pins. The higher the output impedance of the analog input source, the greater the effect of noise. Therefore, it is recommended to connect external capacitors as shown in Figure 14-8 to reduce noise.





(5) ANI0/P70 to ANI7/P77 pins

The analog input pins (ANI0 to ANI7) function alternately as input port pins (P70 to P77).

When performing A/D conversion by selecting any of the ANI0 to ANI7 pins, do not execute an input instruction to port 7 during conversion. This may decrease the conversion resolution.

If digital pulses are applied to the pin adjacent to the pin subject to A/D conversion, the value of the A/D conversion may differ from the expected value because of coupling noise. Therefore, do not apply pulses to the pin adjacent to the pin subject to A/D conversion.

(6) Input impedance of AVREFO pin


A series resistor string of tens of $k\Omega$ is connected between the AV_{REF0} pin and AV_{SS} pin.

Therefore, if the output impedance of the reference voltage source is high, this will result in a series connection to the series resistor string between the AV_{REF0} pin and AV_{SS} pin, resulting in a large reference voltage error.

(7) Interrupt request flag (ADIC.ADIF bit)

Even when the ADS register is changed, the ADIF bit is not cleared (0). Therefore, if the analog input pin is changed during A/D conversion, the ADIF bit may be set (1) because A/D conversion of the previous analog input pin ends immediately before the ADS register is rewritten. In a such case, note that if the ADIF bit is read immediately after the ADS register has been rewritten, the ADIF bit is set (1) even though A/D conversion of the analog input pin after the change has not been completed. When stopping A/D conversion once and resuming it, clear the ADIF bit (0) before resuming A/D conversion.





(8) Conversion results immediately after A/D conversion start

If the ADM.ADCS bit is set to 1 within 1 μ s (high-speed mode) or 14 μ s (normal mode) after the ADM.ADCS2 bit has been set to 1, or if the ADCS bit is set to 1 with the ADCS2 bit cleared to 0, the converted value immediately after the A/D conversion operation has started may not satisfy the rating. Take appropriate measures such as polling the A/D conversion end interrupt request signal (INTAD) and discarding the first conversion result.

(9) Reading A/D conversion result register (ADCR)

When the ADM or ADS register has been written, the contents of the ADCR register may become undefined. When the conversion operation is complete, read the conversion results before writing to the ADM or ADS register. A correct conversion result may not be able to be read at a timing other than the above.

Accessing the ADCR and ADCRH registers is prohibited when the CPU operates with the subclock and the main clock oscillation (fx) is stopped. For details, refer to **3.4.8 (1) (b) Access to special on-chip peripheral I/O register**.

(10) A/D converter sampling time and A/D conversion start delay time

The A/D converter sampling time differs depending on the set value of the ADM register. A delay time exists until actual sampling is started after A/D converter operation is enabled.

When using a set in which the A/D conversion time must be strictly observed, care is required for the contents shown in Figure 14-10 and Table 14-4.




Figure 14-10. Timing of A/D Converter Sampling and A/D Conversion Start Delay

ADHS1	ADHS0	FR2	FR1	FR0	Conversion Time	Sampling Time	-	er Write e Time ^{note}		Response Ie ^{Note}
							MIN.	MAX.	MIN.	MAX.
0	0	0	0	0	288/fxx	176/fxx	11/fxx	12/fxx	7/fxx	8/fxx
0	0	0	0	1	240/fxx	176/fxx	11/fxx	12/fxx	7/fxx	8/fxx
0	0	0	1	0	192/fxx	132/fxx	10/fxx	11/fxx	6/fxx	7/fxx
0	0	1	0	0	144/fxx	88/fxx	9/fxx	10/fxx	5/fxx	6/fxx
0	0	1	0	1	120/fxx	88/fxx	9/fxx	10/fxx	5/fxx	6/fxx
0	0	1	1	0	96/fxx	48/fxx	11/fxx	12/fxx	7/fxx	8/fxx
0	1	0	0	0	96/fxx	48/fxx	11/fxx	12/fxx	7/fxx	8/fxx
0	1	0	0	1	72/fxx	36/fxx	10/fxx	11/fxx	6/fxx	7/fxx
0	1	0	1	0	48/fxx	24/fxx	9/fxx	10/fxx	5/fxx	6/fxx
0	1	0	1	1	24/fxx	12/fxx	8/fxx	9/fxx	4/fxx	5/fxx
0	1	1	0	0	224/fxx	176/fxx	11/fxx	12/fxx	7/fxx	8/fxx
0	1	1	0	1	168/fxx	132/fxx	10/fxx	11/fxx	6/fxx	7/fxx
0	1	1	1	0	112/fxx	88/fxx	9/fxx	10/fxx	5/fxx	6/fxx
0	1	1	1	1	56/fxx	44/fxx	8/fxx	9/fxx	4/fxx	5/fxx
1	0	0	0	0	72/fxx	24/fxx	11/fxx	12/fxx	7/fxx	8/fxx
1	0	0	0	1	54/fxx	18/fxx	10/fxx	11/fxx	6/fxx	7/fxx
1	0	0	1	0	36/fxx	12/fxx	9/fxx	10/fxx	5/fxx	6/fxx
1	0	0	1	1	18/fxx	6/fxx	8/fxx	9/fxx	4/fxx	5/fxx
	Other	than ab	ove		Setting prohibited	_	_	-	-	-

Table 14-4. A/D Converter Conversion Time

www.DataSheet4U.com

Note Each response time is the time after the wait period. For the wait function, refer to 3.4.8 (1) (b) Access to special on-chip peripheral I/O register.

Remark fxx: Main clock frequency

(11) Internal equivalent circuit

The following shows the equivalent circuit of the analog input block.

www.DataSheet4U.com




Figure 14-11. Internal Equivalent Circuit of ANIn Pin

(12) Variation of A/D conversion results

The results of the A/D conversion may vary depending on the fluctuation of the supply voltage, or may be affected by noise. To reduce the variation, take counteractive measures with the program such as averaging the A/D conversion results.

(13) A/D conversion result hysteresis characteristics

The successive approximation type A/D converter holds the analog input voltage in the internal sample & hold capacitor and then performs A/D conversion. After the A/D conversion has finished, the analog input voltage remains in the internal sample & hold capacitor. As a result, the following phenomena may occur.

- When the same channel is used for A/D conversions, if the voltage is higher or lower than the previous A/D conversion, then hysteresis characteristics may appear where the conversion result is affected by the previous value. Thus, even if the conversion is performed at the same potential, the result may vary.
- When switching the analog input channel, hysteresis characteristics may appear where the conversion result is affected by the previous channel value. This is because one A/D converter is used for the A/D conversions. Thus, even if the conversion is performed at the same potential, the result may vary.

Therefore, to obtain more accurate conversion result, perform A/D conversion twice successively for the same channel, and discard the first conversion result.

14.7 How to Read A/D Converter Characteristics Table

www.DataSheet4U.com

Here, special terms unique to the A/D converter are explained.

(1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1 LSB (Least Significant Bit). The percentage of 1 LSB with respect to the full scale is expressed by %FSR (Full Scale Range). %FSR indicates the ratio of analog input voltage that can be converted as a percentage, and is always represented by the following formula regardless of the resolution.

1 %FSR = (Max. value of analog input voltage that can be converted – Min. value of analog input voltage that can be converted)/100

- $= (AV_{REF0} 0)/100$
- = AVREF0/100

1 LSB is as follows when the resolution is 10 bits.

1 LSB = 1/2¹⁰ = 1/1024 = 0.098 %FSR

Accuracy has no relation to resolution, but is determined by overall error.

(2) Overall error

This shows the maximum error value between the actual measured value and the theoretical value. Zero-scale error, full-scale error, linearity error and errors that are combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.





Figure 14-12. Overall Error

(3) Quantization error

When analog values are converted to digital values, a $\pm 1/2$ LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of $\pm 1/2$ LSB is converted to the same digital code, so a quantization error cannot be avoided.

Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.






(4) Zero-scale error


This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2 LSB) when the digital output changes from 0.....000 to 0.....001.


Figure 14-14. Zero-Scale Error



(5) Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (full scale – 3/2 LSB) when the digital output changes from 1......110 to 1......111.






(6) Differential linearity error


While the ideal width of code output is 1 LSB, this indicates the difference between the actual measurement value and the ideal value. This indicates the basic characteristics of the A/D conversion when the voltage applied to the analog input pins of the same channel is consistently increased bit by bit from AVss to AVREFO. When the input voltage is increased or decreased, or when two or more channels are used, refer to **14.7 (2) Overall error**.





(7) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.





(8) Conversion time


This expresses the time from when the analog input voltage was applied to the time when the digital output was obtained.

The sampling time is included in the conversion time in the characteristics table.

(9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.

Figure 14-18. Sampling Time



CHAPTER 15 D/A CONVERTER

15.1 Functions

In the V850ES/KG2, two channels of D/A converter (DAC0, DAC1) are provided. The D/A converter has the following functions.


- O 8-bit resolution $\times\,2$ channels
- O R-2R ladder string method
- O Conversion time: 20 μ s (MAX.) (AV_{REF1} = 2.7 to 5.5 V)
- O Analog output voltage: AVREF1 \times m/256 (m = 0 to 255; value set to DACSn register)
- O Operation modes: Normal mode, real-time output mode


Remark n = 0, 1

15.2 Configuration

www.DataSheet4U.com

The D/A converter configuration is shown below.





The D/A converter includes the following hardware.

Table 15-1. Configuration of D/A Converter

Item	Configuration
Control register	D/A converter mode register (DAM)
	D/A conversion value setting registers 0 and 1 (DACS0, DACS1)

15.3 Registers

www.DataSheet4U.com

The registers that control the D/A converter are as follows.

- D/A converter mode register (DAM)
- D/A conversion value setting registers 0 and 1 (DACS0, DACS1)

(1) D/A converter mode register (DAM)

This register controls the operation of the D/A converter. The DAM register can be read or written in 8-bit or 1-bit units. Reset sets DAM to 00H.

After res	set: 00H	R/W	Address:	FFFF284H	1							
	7	6	5	4	3	<2>	1	<0>				
DAM	0	0	0	0	DAMD1	DACE1	DAMD0	DACE0				
	DAMDn		Selection	of D/A con	verter oper	ation mode	e (n = 0, 1)					
	0	Normal n	Normal mode									
	1	Real-time output mode ^{Note}										
		1										
	DACEn		D/A conve	rter operatio	n enable/d	isable cont	rol (n = 0, ⁻	1)				
	0	Disable o	operation									
	1	Enable o	peration									
	• \	When n =	0: INTTM	IH0 signal	(Refer to	CHAPTE	R 10 8-B	1) is as fo IT TIMER H IT TIMER H				

(2) D/A conversion value setting registers 0 and 1 (DACS0, DACS1)

These registers set the analog voltage value output to the ANO0 and ANO1 pins. These registers can be read or written in 8-bit units. Reset sets DACS0 and DACS1 to 00H.

	After res	et: 00H	R/W	Address: [DACS0 FF	FFF280H,	DACS1 FI	FFF282H		
	_	7	6	5	4	3	2	1	0	_
	DACSn	DAn7	DAn6	DAn5	DAn4	DAn3	DAn2	DAn1	DAn0	
	(n = 0, 1)									
th		10 and I	NTTMH1	signals a					-	gisters before the INTTMH0

15.4 Operation

www.DataSheet4U.com

15.4.1 Operation in normal mode

D/A conversion is performed using a write operation to the DACSn register as the trigger. The setting method is described below.

- <1> Clear the DAM.DAMDn bit to 0 (normal mode).
- <2> Set the analog voltage value to be output to the ANOn pin to the DACSn register. Steps <1> and <2> above constitute the initial settings.
- <3> Set the DAM.DACEn bit to 1 (D/A conversion enable).
 D/A converted analog voltage value is output from the ANOn pin when this setting is performed.
- <4> To change the analog voltage value, write to the DACSn register. The analog voltage value immediately before set is held until the next write operation is performed.
- Remarks 1. For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
 - **2.** n = 0, 1

15.4.2 Operation in real-time output mode

D/A conversion is performed using the interrupt request signals (INTTMH0, INTTMH1) of 8-bit timers H0 and H1 as the trigger.

The setting method is described below.

- <1> Set the DAM.DAMDn bit to 1 (real-time output mode).
- <2> Set the analog voltage value to be output to the ANOn pin to the DACSn register.
- <3> Set the DAM.DACEn bit to 1 (D/A conversion enable).

Steps <1> to <3> above constitute the initial settings.

- <4> Operate 8-bit timers H0 and H1.
- <5> D/A converted analog voltage value is output from the ANOn pin when the INTTMH0 and INTTMH1 signals are generated.

Set the next output analog voltage value to the DACSn register, before the next INTTMH0 and INTTMH1 signals are generated.

<6> After that, the value set in the DACSn register is output from the ANOn pin every time the INTTMH0 are INTTMH1 signals are generated.

Remarks 1. The output values of the ANO0 and ANO1 pins up to <5> above are undefined.

- 2. For the output values of the ANO0 and ANO1 pins in the IDLE, HALT, and STOP modes, refer to CHAPTER 23 STANDBY FUNCTION.
- **3.** n = 0, 1

15.4.3 Cautions


www.DataSheet4U.com

Observe the following cautions when using the D/A converter.

- When using the D/A converter, set the port pins to the input mode (PM10, PM11 bits = 11)
- When using the D/A converter, reading of the port is prohibited.
- When using the D/A converter, use both P10 and P11 as D/A outputs.
 Using one of the port 1 for D/A output and the other as a port is prohibited.
- In the real-time output mode, do not change the set value of the DACSn register while the trigger signal is output.
- Make sure that AV_{REF1} ≤ V_{DD} and AV_{REF1} = 2.7 to 5.5 V. The operation is not guaranteed if ranges other than the above are used.
- Because the output impedance of the D/A converter is high, a current cannot be supplied from the ANOn pin.
 When connecting a resistor of 2 MΩ or lower, take appropriate measures such as inserting a JFET input type operational amplifier between the resistor and the ANOn pin.

Remark n = 0, 1





16.3 Configuration

www.DataSheet4U.com

 Table 16-1.
 Configuration of UARTn

Item	Configuration
Registers	Receive buffer register n (RXBn) Transmit buffer register n (TXBn) Receive shift register Transmit shift register Asynchronous serial interface mode register n (ASIMM) Asynchronous serial interface status register n (ASISn) Asynchronous serial interface transmit status register n (ASIFn)
Other	Reception control parity check Addition of transmission control parity

Remark n = 0 to 2

Figure 16-2 shows the configuration of UARTn.

(1) Asynchronous serial interface mode register n (ASIMn)

The ASIMn register is an 8-bit register for specifying the operation of UARTn.

(2) Asynchronous serial interface status register n (ASISn)

The ASISn register consists of a set of flags that indicate the error contents when a reception error occurs. The various reception error flags are set (1) when a reception error occurs and are cleared (0) when the ASISn register is read.

(3) Asynchronous serial interface transmit status register n (ASIFn)

The ASIFn register is an 8-bit register that indicates the status when a transmit operation is performed. This register consists of a transmit buffer data flag, which indicates the hold status of the TXBn register data, and the transmit shift register data flag, which indicates whether transmission is in progress.

(4) Reception control parity check

The receive operation is controlled according to the contents set in the ASIMn register. A check for parity errors is also performed during a receive operation, and if an error is detected, a value corresponding to the error contents is set in the ASISn register.

(5) Receive shift register

This is a shift register that converts the serial data that was input to the RXDn pin to parallel data. One byte of data is received, and if a stop bit is detected, the receive data is transferred to the RXBn register. This register cannot be directly manipulated.

(6) Receive buffer register n (RXBn)

The RXBn register is an 8-bit buffer register for holding receive data. When 7 characters are received, 0 is stored in the MSB.

During a reception enabled state, receive data is transferred from the receive shift register to the RXBn register, synchronized with the end of the shift-in processing of one frame.

Also, the reception completion interrupt request signal (INTSRn) is generated by the transfer of data to the RXBn register.

In the V850ES/KG2, three channels of asynchronous serial interface (UART) are provided.

16.1 Selecting UART2 or CSI00 Mode

UART2 and CSI00 of the V850ES/KG2 share pins, and therefore these interfaces cannot be used at the same time. Select UART2 or CSI00 in advance by using the PMC4 and PFC4 registers (refer to **4.3.4 Port 4**).

Caution UART2 or CSI00 transmission/reception operations are not guaranteed if the mode is changed during transmission or reception. Be sure to disable the operation of the unit that is not used.




Figure 16-1. Selecting Mode of UART2 or CSI00

16.2 Features

- Maximum transfer speed: 312.5 kbps
- Full-duplex communications On-chip RXBn register
 On-chip TXBn register

• Two-pin configuration^{Note}

- TXDn: Transmit data output pin RXDn: Receive data input pin
- Reception error detection functions
 - Parity error
 - Framing error
 - Overrun error
- Interrupt sources: 3 types
 - Reception error interrupt request signal (INTSREn):
 - Reception completion interrupt request signal (INTSRn):
 - Transmission completion interrupt request signal (INTSTn):
- Interrupt is generated according to the logical OR of the three types of reception errors Interrupt is generated when receive data is transferred from the receive shift register to the RXBn register after serial transfer is completed during a reception enabled state Interrupt is generated when the serial transmission of transmit data (8 or 7 bits) from the transmit shift register is completed

- Character length: 7 or 8 bits
- Parity functions: Odd, even, 0, or none
- Transmission stop bits: 1 or 2 bits
- On-chip dedicated baud rate generator

Note The ASCK0 pin (external clock input) is available only for UART0.

www.DataSheet4U.com

(7) Transmit shift register

This is a shift register that converts the parallel data that was transferred from the TXBn register to serial data. When one byte of data is transferred from the TXBn register, the shift register data is output from the TXDn pin.

The transmission completion interrupt request signal (INTSTn) is generated synchronized with the completion of transmission of one frame.

This register cannot be directly manipulated.

(8) Transmit buffer register n (TXBn)

The TXBn register is an 8-bit buffer for transmit data. A transmit operation is started by writing transmit data to the TXBn register.

(9) Addition of transmission control parity

A transmit operation is controlled by adding a start bit, parity bit, or stop bit to the data that is written to the TXBn register, according to the contents that were set in the ASIMn register.




Figure 16-2. Block Diagram of UARTn

16.4 Registers

www.DataSheet4U.com

(1) Asynchronous serial interface mode register n (ASIMn)

The ASIMn register is an 8-bit register that controls the UARTn transfer operation. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 01H.

- Cautions 1. When using UARTn, be sure to set the external pins related to UARTn functions to the control made before setting the CKSRn and BRGCn registers, and then set the UARTEn bit to 1. Then set the other bits.
 - 2. Set the UARTEn and RXEn bits to 1 while a high level is input to the RXDn pin. If these bits are set to 1 while a low level is input to the RXDn pin, reception will be started.

ASI (n = 0	<7> IMn UARTEn	<6>	<5>	4	3	2	1	0	
_		TXEn	RXEn	PSn1	PSn0	CLn	SLn	ISRMn	1
(11 = 0	-			FSIT	FOID	OLII	SLII	ISHIVIII	
	102)								
UARTEn				Control	of operatin	g clock			
0	Stop clock sup	ply to UAR	Tn.						
1	Supply clock to	UARTn.							
If the U	ARTEn bit is cle	eared to 0,	UARTn is a	synchrono	usly reset [∾]	e .			
 If the U. 	ARTEn bit = 0,	UARTn is r	eset. To or	perate UAR	Tn. first set	t the UART	En bit to 1		
14 41 - 11			4 1			T	- -		
	JARTEn bit is cl			-	ers of UAR	Tn are init	ialized. T	o set the l	JARTEn bit to
	JARTEn bit is cl be sure to re-set			-	ers of UAR	Tn are init	ialized. T	o set the l	JARTEn bit to
				-	ers of UAR	Tn are init	ialized. T	o set the l	JARTEn bit to
again, t	be sure to re-set	t the registe	ers of UART	Гn.					
again, t		t the registe	ers of UART	Гn.					
again, t	be sure to re-set	t the registe	ers of UART	Гn.					
again, t	be sure to re-set	t the registe	ers of UART	Γn. nsmission is		regardless			
again, t	be sure to re-set	t the registe	ers of UART	Γn. nsmission is	s disabled,	regardless			
again, t The outpu TXEn	be sure to re-set	t the registe	ers of UART	Γn. nsmission is	s disabled,	regardless			
again, t The outpu TXEn 0 1	be sure to re-set ut of the TXDn p Disable transm	t the registe	ers of UART	Tn. nsmission is Transmis	s disabled, ssion enable	regardless e/disable	of the set	ting of the	UARTEn bit.
again, t The outpu TXEn 0 1 • Set the	be sure to re-set ut of the TXDn p Disable transm Enable transm	t the registe	ers of UART	Tn. nsmission is Transmis	s disabled, ssion enable	regardless e/disable	of the set	ting of the	UARTEn bit.
again, t The outpu TXEn 0 1 • Set the TXEn b	be sure to re-set ut of the TXDn p Disable transm Enable transm TXEn bit to 1 a	t the register in goes hig nission ission after setting	g the UAR1	Γn. nsmission is Transmis	s disabled, ssion enable	regardless e/disable . Clear th	e UARTEr	ting of the	UARTEn bit.

/2) en/U.com

			www.Dai				
RXEn		Reception enable	/disable				
0	Disable reception ^{Note}						
1	Enable reception						
RXEn • To initi set (1)	bit to 0 to s ialize the re the RXEn	to 1 after setting the UARTEn bit to 1 at startug top. ecception unit status, clear (0) the RXEn bit, and bit again. If the RXEn bit is not set again, initiali: afer to 16.7.1 (1) Base clock .)	after letting 2 Clock cycles (base clock) elapse,				
PSn1	PSn0	Transmit operation	Receive operation				
0	0	Don't output parity bit	Receive with no parity				
0	1	Output 0 parity	Receive as 0 parity				
1	0	Output odd parity	Judge as odd parity				
1	1	Output even parity	Judge as even parity				
• If "0 p	arity" is se	PSn1 and PSn0 bits, first clear (0) the TXEn and lected for reception, no parity judgment is perfor Sn.PEn bit is not set.					
CLn		Specification of character length of 1 fr	ame of transmit/receive data				
0	7 bits						

SLn	Specification of stop bit length of transmit data					
0	1 bit					
1	2 bits					
To ove	To overwrite the SLn bit, first clear (0) the TXEn bit.					
Since r	reception is always done with a stop bit length of 1, the SLn bit setting does not affect receive operations.					

ISRMn	Enable/disable of generation of reception completion interrupt request signals when an error occurs
0	Generate a reception error interrupt request signal (INTSREn) as an interrupt when an error occurs. In this case, no reception completion interrupt request signal (INTSRn) is generated.
1	Generate a reception completion interrupt request signal (INTSRn) as an interrupt when an error occurs. In this case, no reception error interrupt request signal (INTSREn) is generated.
To ove	erwrite the ISRMn bit, first clear (0) the RXEn bit.

Note When reception is disabled, the receive shift register does not detect a start bit. No shift-in processing or transfer processing to the RXBn register is performed, and the contents of the RXBn

register are retained. When reception is enabled, the receive shift operation starts, synchronized with the detection of the start bit, and when the reception of one frame is completed, the contents of the receive shift register are transferred to the RXBn register. A reception completion interrupt request signal (INTSRn) is also generated in synchronization with the transfer to the RXBn register.

(2) Asynchronous serial interface status register n (ASISn)

The ASISn register, which consists of 3 error flag bits (PEn, FEn and OVEn), indicates the error status when UARTn reception is complete.

The ASISn register is cleared to 00H by a read operation. When a reception error occurs, the RXBn register should be read and the error flag should be cleared after the ASISn register is read.

This register is read-only in 8-bit units.

Reset sets this register to 00H.

Cautions 1. When the ASIMn.UARTEn bit or ASIMn.RXEn bit is cleared to 0, or when the ASISn register is read, the PEn, FEn, and OVEn bits are cleared (0).

- 2. Operation using a bit manipulation instruction is prohibited.
- 3. When the main clock is stopped and the CPU is operating on the subclock, do not access the ASISn register.

For details, refer to 3.4.8 (1) (b).

	_	7	6	5	4	3	2	1	0	
	ASISn	0	0	0	0	0	PEn	FEn	OVEn	
(n	= 0 to 2)									
PEn	Status flag indicating a parity error									
0	When t	he UARTI	En or RXEr	n bit is clea	red to 0, or	after the A	SISn regis	ter has bee	en read	
1	When r	eception	was comple	eted, the re	ceive data	parity did r	not match th	ne parity bi	it	
• The op	peration o	f the PEn	bit differs a	ccording to	o the setting	gs of the A	SIMn.PSn1	and ASIM	In.PSn0 bits.	
				-		-				
FEn				Sta	atus flag inc	dicating fra	ming error			
FEn 0	When t	he UART	En or RXEr		atus flag inc red to 0, or	0	•	ter has bee	en read	
				ı bit is clea	0	after the A	•	ter has bee	en read	
0	When r	eception	was comple	n bit is clea eted, no sto	red to 0, or	after the A	SISn regis		en read	
0	When r	eception	was comple	n bit is clea eted, no sto	red to 0, or op bit was d	after the A	SISn regis		en read	
0	When r	eception	was comple	n bit is clea eted, no sto rst bit is ch	red to 0, or op bit was d	after the A letected rdless of th	ASISn regision	ength.	en read	
0 1 • For rec	When r	eception v	was comple , only the fi	n bit is clea eted, no sto rst bit is ch Stat	red to 0, or op bit was d ecked rega	after the A letected rdless of th cating an o	NSISn regist	ength. r		
0 1 • For rec OVEn	When r ceive data	eception v a stop bits he UARTI	was comple , only the fi En or RXEr	n bit is clea eted, no sto rst bit is ch Stat n bit is clea	red to 0, or op bit was d ecked rega us flag indio red to 0, or	after the A letected rdless of th cating an o after the A	SISn regis ne stop bit l verrun erro SISn regis	ength. r ter has bee		

(3) Asynchronous serial interface transmit status register n (ASIFn)

The ASIFn register, which consists of 2 status flag bits, indicates the status during transmission.^{WWW.DataSheet4U.com} By writing the next data to the TXBn register after data is transferred from the TXBn register to the transmit shift register, transmit operations can be performed continuously without suspension even during an interrupt interval. When transmission is performed continuously, data should be written after referencing the TXBFn bit to prevent writing to the TXBn register by mistake.

This register is read-only in 8-bit or 1-bit units.

Reset sets this register to 00H.

		7	6	5	4	3	2	<1>	<0>	
	ASIFn	0	0	0	0	0	0	TXBFn	TXSFn	
(n = 0 to 2)									
TXBFn	Transmission buffer data flag									
0	Data to be transferred next to TXBn register does not exist (When the ASIMn.UARTEn or ASIMn.TXEn bit is cleared to 0, or when data has been transferred to the transmission shift register)									
1	Data to be transferred next exists in TXBn register (Data exists in TXBn register when the TXBn register has been written to)									
	has beer	n written to)							
	transmissi	on is perfo	rmed conti	•				U U	iter confirmir guaranteed.	•
	transmissi	on is perfo g to TXBn	rmed conti register is	performed	when this f	lag is 1, tra	nsmit data	U U	guaranteed.	•
flag is	transmission 0. If writin Initial sta	on is perfo g to TXBn Trar atus or a w	rmed conti register is nsmit shift vaiting tran	performed register dat smission (\	when this f a flag (indio When the L	lag is 1, tra cates the tra JARTEn or	nsmit data ansmission TXEn bit	n status of l	guaranteed. JARTn) o 0, or whei	
flag is TXSFn	transmission 0. If writin Initial stat transmis	on is perfo g to TXBn Trar atus or a w sion comp	rmed conti register is nsmit shift vaiting tran	performed register dat smission (\ next data tr	when this f a flag (indio When the L ansfer from	lag is 1, tra cates the tra JARTEn or	nsmit data ansmission TXEn bit register is	n status of l is cleared t not perform	guaranteed. JARTn) o 0, or whei	

(4) Receive buffer register n (RXBn)

The RXBn register is an 8-bit buffer register for storing parallel data that had been converted by the receive shift register.

When reception is enabled (ASIMn.RXEn bit = 1), receive data is transferred from the receive shift register to the RXBn register, synchronized with the completion of the shift-in processing of one frame. Also, a reception completion interrupt request signal (INTSRn) is generated by the transfer to the RXBn register. For information about the timing for generating this interrupt request, refer to **16.6.4 Receive operation**.

If reception is disabled (ASIMn.RXEn bit = 0), the contents of the RXBn register are retained, and no processing is performed for transferring data to the RXBn register even when the shift-in processing of one frame is completed. Also, the INTSRn signal is not generated.

When 7 bits is specified for the data length, bits 6 to 0 of the RXBn register are transferred for the receive data and the MSB (bit 7) is always 0. However, if an overrun error (ASISn.OVEn bit = 1) occurs, the receive data at that time is not transferred to the RXBn register.

The RXBn register becomes FFH when a reset is input or ASIMn.UARTEn bit = 0.

This register is read-only in 8-bit units.

7 6 5 4 3 2 1 0
KBn RXBn7 RXBn6 RXBn5 RXBn4 RXBn3 RXBn2 RXBn1 RXB

(5) Transmit buffer register n (TXBn)

The TXBn register is an 8-bit buffer register for setting transmit data.

www.DataSheet4U.com

When transmission is enabled (ASIMn.TXEn bit = 1), the transmit operation is started by writing data to TXBn register.


When transmission is disabled (TXEn bit = 0), even if data is written to TXBn register, the value is ignored.

The TXBn register data is transferred to the transmit shift register, and a transmission completion interrupt request signal (INTSTn) is generated, synchronized with the completion of the transmission of one frame from the transmit shift register. For information about the timing for generating this interrupt request, refer to **16.6.2 Transmit operation**.

When ASIFn.TXBFn bit = 1, writing must not be performed to TXBn register.

This register can be read or written in 8-bit units.

Reset sets this register to FFH.



16.5 Interrupt Requests

www.DataSheet4U.com

The following three types of interrupt request signals are generated from UARTn.

- Reception error interrupt request signal (INTSREn)
- Reception completion interrupt request signal (INTSRn)
- Transmission completion interrupt request signal (INTSTn)

The default priorities among these three types of interrupt request signals are, from high to low, reception error interrupt, reception completion interrupt, and transmission completion interrupt.

Table 16-2. Generated Interrupt Request Signals and Default Priorities

Interrupt Request Signal	Priority
Reception error interrupt request signal (INTSREn)	1
Reception completion interrupt request signal (INTSRn)	2
Transmission completion interrupt request signal (INTSTn)	3

(1) Reception error interrupt request signal (INTSREn)

When reception is enabled, the INTSREn signal is generated according to the logical OR of the three types of reception errors explained for the ASISn register. Whether the INTSREn signal or the INTSRn signal is generated when an error occurs can be specified according to the ASIMn.ISRMn bit. When reception is disabled, the INTSREn signal is not generated.

(2) Reception completion interrupt request signal (INTSRn)

When reception is enabled, the INTSRn signal is generated when data is shifted in to the receive shift register and transferred to the RXBn register.

The INTSRn signal can be generated in place of the INTSREn signal according to the ASIMn.ISRMn bit even when a reception error has occurred.

When reception is disabled, the INTSRn signal is not generated.

(3) Transmission completion interrupt request signal (INTSTn)

The INTSTn signal is generated when one frame of transmit data containing 7-bit or 8-bit characters is shifted out from the transmit shift register.

16.6 Operation

16.6.1 Data format


Full-duplex serial data transmission and reception can be performed.

The transmit/receive data format consists of one data frame containing a start bit, character bits, a parity bit, and stop bits as shown in Figure 16-3.

The character bit length within one data frame, the type of parity, and the stop bit length are specified according to the ASIMn register.

Also, data is transferred LSB first.





16.6.2 Transmit operation

When the ASIMn.UARTEn bit is set to 1, a high level is output from the TXDn pin.

www.DataSheet4U.com

Then, when the ASIMn.TXEn bit is set to 1, transmission is enabled, and the transmit operation is started by writing transmit data to the TXBn register.

(1) Transmission enabled state

This state is set by the TXEn bit.

- TXEn bit = 1: Transmission enabled state
- TXEn bit = 0: Transmission disabled state

Since UARTn does not have a CTS (transmission enabled signal) input pin, a port should be used to confirm whether the destination is in a reception enabled state.

(2) Starting a transmit operation

In the transmission enabled state, a transmit operation is started by writing transmit data to the TXBn register. When a transmit operation is started, the data in the TXBn register is transferred to the transmit shift register. Then, the transmit shift register outputs data to the TXDn pin (the transmit data is transferred sequentially starting with the start bit). The start bit, parity bit, and stop bits are added automatically.

(3) Transmission interrupt

When the transmit shift register becomes empty, a transmission completion interrupt request signal (INTSTn) is generated. The timing for generating the INTSTn signal differs according to the specification of the stop bit length. The INTSTn signal is generated at the same time that the last stop bit is output.

If the data to be transmitted next has not been written to the TXBn register, the transmit operation is suspended.

Caution Normally, when the transmit shift register becomes empty, the INTSTn signal is generated. However, the INTSTn signal is not generated if the transmit shift register becomes empty due to reset.




Figure 16-4. UARTn Transmission Completion Interrupt Timing

www.DataSheet4U.com

www.DataShee474U.com

16.6.3 Continuous transmission operation

UARTn can write the next transmit data to the TXBn register at the timing that the transmit shift register starts the shift operation. This enables an efficient transmission rate to be realized by continuously transmitting data even during the transmission completion interrupt service after the transmission of one data frame. In addition, reading the ASIFn.TXSFn bit after the occurrence of a transmission completion interrupt request signal (INTSTn) enables the TXBn register to be efficiently written twice (2 bytes) without waiting for the transmission of 1 data frame.

When continuous transmission is performed, data should be written after referencing the ASIFn register to confirm the transmission status and whether or not data can be written to the TXBn register.

Caution The values of the ASIF.TXBFn and ASIF.TXSFn bits change $10 \rightarrow 11 \rightarrow 01$ in continuous transmission.

Therefore, do not confirm the status based on the combination of the TXBFn and TXSFn bits. Read only the TXBFn bit during continuous transmission.

TXBFn	Whether or Not Writing to TXBn Register Is Enabled
0	Writing is enabled
1	Writing is not enabled

Caution When transmission is performed continuously, write the first transmit data (first byte) to the TXBn register and confirm that the TXBFn bit is 0, and then write the next transmit data (second byte) to TXBn register. If writing to the TXBn register is performed when the TXBFn bit is 1, transmit data cannot be guaranteed.

The communication status can be confirmed by referring to the TXSFn bit.

TXSFn	Transmission Status		
0	Transmission is completed.		
1	Under transmission.		

- Cautions 1. When initializing the transmission unit when continuous transmission is completed, confirm that the TXSFn bit is 0 after the occurrence of the transmission completion interrupt, and then execute initialization. If initialization is performed when the TXSFn bit is 1, transmit data cannot be guaranteed.
 - 2. While transmission is being performed continuously, an overrun error may occur if the next transmission is completed before the INTSTn interrupt servicing following the transmission of 1 data frame is executed. An overrun error can be detected by embedding a program that can count the number of transmit data and referencing TXSFn bit.




Figure 16-5. Continuous Transmission Processing Flow

www.DataSheet4U.com

(1) Starting procedure

The procedure to start continuous transmission is shown below.

www.DataSheet4U.com




Figure 16-6. Continuous Transmission Starting Procedure


Transmission Starting Procedure	Internal Operation	ASIFn F	Register
		TXBFn	TXSFn
Set transmission mode	<1> Start transmission unit	0	0
• Write data (1)	▶	1	0
	<2> Generate start bit	1	1 ^{Note}
		0	1
	Start data (1) transmission	0	1
 Read ASIFn register (confirm that TXBFn bit = 0) < 		<u>0</u>	1
• Write data (2)	▶	1	1
	< <transmission in="" progress="">></transmission>		
	<3> INTSTn interrupt occurs	0	1
 Read ASIFn register (confirm that TXBFn bit = 0)		<u>0</u>	1
• Write data (3)	▶	1	1
	<4> Generate start bit		
	Start data (2) transmission		
	< <transmission in="" progress="">></transmission>		
	<5> INTSTn interrupt occurs	0	1
• Read ASIFn register (confirm that TXBFn bit = 0) ← -		<u>0</u>	1
• Write data (4)	├ ───►	1	1

Note Refer to 16.8 Cautions (2).

(2) Ending procedure

The procedure for ending continuous transmission is shown below.

www.DataSheet4U.com





Transmission End Procedure	Internal Operation	ASIFn I	Register
		TXBFn	TXSFn
	<6> Transmission of data (m – 2) is in progress	1	1
	<7> INTSTn interrupt occurs	0	1
• Read ASIFn register (confirm that TXBFn bit = 0) ◆		<u>0</u>	1
Write data (m)	►	1	1
	<8> Generate start bit		
	Start data (m – 1) transmission		
	< <transmission in="" progress="">></transmission>		
	<9> INTSTn interrupt occurs	0	1
• Read ASIFn register (confirm that TXSFn bit = 1) ◆		0	<u>1</u>
There is no write data			
	<10> Generate start bit		
	Start data (m) transmission		
	< <transmission in="" progress="">></transmission>		
	<11> Generate INTSTn interrupt	0	0
 Read ASIFn register (confirm that TXSFn bit = 0) 		0	<u>0</u>
Clear (0) the UARTEn bit or TXEn bit	Initialize internal circuits		

16.6.4 Receive operation

The awaiting reception state is set by setting the ASIMn.UARTEn bit to 1 and then setting the ASIMn.RXEn bit to 1. To start the receive operation, start sampling at the falling edge when the falling of the RXDn pin is detected. If the RXDn pin is low level at a start bit sampling point, the start bit is recognized. When the receive operation begins, serial data is stored sequentially in the receive shift register according to the baud rate that was set. A reception completion interrupt request signal (INTSRn) is generated each time the reception of one frame of data is completed. Normally, the receive data is transferred from the RXBn register to memory by this interrupt servicing.

(1) Reception enabled state

The receive operation is set to the reception enabled state by setting the RXEn bit to 1.

- RXEn bit = 1: Reception enabled state
- RXEn bit = 0: Reception disabled state

In receive disabled state, the reception hardware stands by in the initial state. At this time, the contents of the RXBn register are retained, and no reception completion interrupt or reception error interrupt is generated.

(2) Starting a receive operation

A receive operation is started by the detection of a start bit.

The RXDn pin is sampled using the serial clock from baud rate generator n (BRGn).

(3) Reception completion interrupt

When the RXEn bit = 1 and the reception of one frame of data is completed (the stop bit is detected), the INTSRn signal is generated and the receive data within the receive shift register is transferred to the RXBn register at the same time.

Also, if an overrun error (ASISn.OVEn bit = 1) occurs, the receive data at that time is not transferred to the RXBn register, and either the INTSRn signal or a reception error interrupt request signal (INTSREn) is generated according to the ASIMn.ISRMn bit setting.


Even if a parity error (ASISn.PEn bit = 1) or framing error (ASISn.FEn bit = 1) occurs during a reception operation, the receive operation continues until stop bit is received, and after reception is completed, either the INTSRn signal or the INTSREn signal is generated according to the ISRMn bit setting (the receive data within the receive shift register is transferred to the RXBn register).

If the RXEn bit is cleared (0) during a receive operation, the receive operation is immediately stopped. The contents of the RXBn register and the ASISn register at this time do not change, and the INTSRn signal or the INTSREn signal is not generated.

The INTSRn signal or the INTSREn signal is not generated when the RXEn bit = 0 (reception is disabled).

Figure 16-8. UARTn Reception Completion Interrupt Timing





16.6.5 Reception error

The three types of errors that can occur during a receive operation are a parity error, framing error, and overrun error. As a result of data reception, the various flags of the ASISn register are set (1), and a reception error interrupt request signal (INTSREn) or a reception completion interrupt request signal (INTSREn) is generated at the same time. The ASIMn.ISRMn bit specifies whether the INTSREn signal or the INTSRn signal is generated.

The type of error that occurred during reception can be detected by reading the contents of the ASISn register during the INTSREn or INTSRn interrupt servicing.

The contents of the ASISn register are cleared (0) by reading the ASISn register.

Error Flag	Reception Error	Cause
PEn	Parity error	The parity specification during transmission did not match the parity of the reception data
FEn	Framing error	No stop bit was detected
OVEn	Overrun error	The reception of the next data was completed before data was read from the RXBn register

Table 16-3. Reception Error Causes

(1) Separation of reception error interrupt request signal

A reception error interrupt request signal can be separated from the INTSRn signal and generated as the INTSREn signal by clearing the ISRMn bit to 0.

Figure 16-9. When Reception Error Interrupt Request Signal Is Separated from INTSRn Signal (ISRMn Bit = 0)

(a) No error	occurs during reception	(b) An error occurs during reception
INTSRn signal (Reception completion interrupt)		INTSRn signal (Reception completion INTSRn interrupt) does not occur
INTSREn signal (Reception error interrupt)		INTSREn signal (Reception error interrupt)

Figure 16-10. When Reception Error Interrupt Request Signal Is Included in INTSRn Signal (ISRMn Bit = 1)

(a) No error	occurs during reception	(b) An error occurs	during reception
INTSRn signal (Reception completion interrupt)		INTSRn signal (Reception completion interrupt)	
INTSREn signal (Reception error interrupt)		INTSREn signal (Reception error interrupt)	INTSREn does not occur

16.6.6 Parity types and corresponding operation

A parity bit is used to detect a bit error in communication data. Normally, the same type of parity bit is used on the transmission and reception sides.

(1) Even parity

(i) During transmission

The parity bit is controlled so that the number of bits with the value "1" within the transmit data including the parity bit is even. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 1
- If the number of bits with the value "1" within the transmit data is even: 0

(ii) During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is odd.

(2) Odd parity

(i) During transmission

In contrast to even parity, the parity bit is controlled so that the number of bits with the value "1" within the transmit data including the parity bit is odd. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 0
- If the number of bits with the value "1" within the transmit data is even: 1

(ii) During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is even.

(3) 0 parity

During transmission the parity bit is set to "0" regardless of the transmit data.

During reception, no parity bit check is performed. Therefore, no parity error is generated regardless of whether the parity bit is "0" or "1".

(4) No parity

No parity bit is added to the transmit data.

During reception, the receive operation is performed as if there were no parity bit. Since there is no parity bit, no parity error is generated.

16.6.7 Receive data noise filter

The RXDn signal is sampled at the rising edge of the prescaler output base clock (fuclk). If the same sampling value is obtained twice, the match detector output changes, and this output is sampled as input data. Therefore, data not exceeding one clock width is judged to be noise and is not delivered to the internal circuit (refer to **Figure 16-12**). Refer to **16.7.1 (1) Base clock** regarding the base clock.

Also, since the circuit is configured as shown in Figure 16-11, internal processing during a receive operation is delayed by up to 2 clocks according to the external signal status.





Figure 16-11. Noise Filter Circuit





16.7 Dedicated Baud Rate Generator n (BRGn)

A dedicated baud rate generator, which consists of a source clock selector and an 8-bit programmable counter, generates serial clocks during transmission/reception by UARTn. The dedicated baud rate generator output can be selected as the serial clock for each channel.

Separate 8-bit counters exist for transmission and for reception.

16.7.1 Baud rate generator n (BRGn) configuration




Figure 16-13. Configuration of Baud Rate Generator n (BRGn)

(1) Base clock

When the ASIMn.UARTEn bit = 1, the clock selected according to the CKSRn.TPSn3 to CKSRn.TPSn0 bits is supplied to the transmission/reception unit. This clock is called the base clock (fuclk). When the UARTEn bit = 0, fuclk is fixed to low level.

16.7.2 Serial clock generation

A serial clock can be generated according to the settings of the CKSRn and BRGCn registers. The base clock to the 8-bit counter is selected by the CKSRn.TPSn3 to CKSRn.TPSn0 bits. The 8-bit counter divisor value can be set by the BRGCn.MDLn7 to BRGCn.MDLn0 bits.

(1) Clock select register n (CKSRn)

The CKSRn register is an 8-bit register for selecting the basic block using the TPSn3 to TPSn0 bits. The clock selected by the TPSn3 to TPSn0 bits becomes the base clock (f_{UCLK}) of the transmission/reception module.

This register can be read or written in 8-bit units.

Reset sets this register to 00H.

Caution Clear the ASIMn.UARTEn bit to 0 before rewriting the TPSn3 to TPSn0 bits.

		7	6		5 4	3	2	1	0
CKS	Rn	0	0		0 0	TPSn3	TPSn2	TPSn1	TPSn0
(n = 0	to 2)								
TDO O	TDO			TDO 0				Note	1
TPSn3	TPS		FPSn1	TPSn0			Base cloc	k (fuclк) ^{Note}	-
0	0		0	0	fxx				
0	0		0	1	fxx/2				
0	0		1	0	fxx/4				
0	0		1	1	fxx/8				
0	1		0	0	fxx/16				
0	1		0	1	fxx/32				
0	1		1	0	fxx/64				
0	1		1	1	fxx/128				
1	0		0	0	fxx/256				
1	0		0	1	fxx/512				
1	0		1	0	fxx/1,024				
1	0		1	1	External cl	ock ^{Note 2} (ASCK	0 pin)		
	Oth	er than	above		Setting pro	hibited			
Notes 1	Set	UCLK SO	as to sa	tisfy the f	llowing cond	ditions.			
	• RE	GC = \	/dd = 4.5	5 to 5.5 V:	fuclk $\leq 12 \text{ M}$	lHz			
	• RE	GC = 1	Ι0 <i>μ</i> F, V	$dot = 4.0 ext{ to}$	5.5 V: fuclk	≤6 MHz			
					fuclk ≤ 6 MH				
2					used only b	-			
	Setti	ng of U	IART1 a	nd UART2	is prohibite	d.			

(2) Baud rate generator control register n (BRGCn)

The BRGCn register is an 8-bit register that controls the baud rate (serial transfer speed) of UARTn.^{DataSheet4U.com} This register can be read or written in 8-bit units.

Reset sets this register to FFH.

		7	6	5		4	3	2	1	0	
BRGCr	ηΓ	MDLn7	MDLn6	MDL	n5 MI	DLn4	MDLn3	MDLn	2 MDLn1	MDLn0	
n = 0 to	2)	·		·	·	·			·		_
М	DLn7	7 MDLn6	MDLn5	MDLn4	MDLn3	MDLn2	MDLn1	MDLn0	Set value (k)	Serial clock	
	0	0	0	0	0	×	×	×	-	Setting prohibited	
	0	0	0	0	1	0	0	0	8	fuclk/8	
	0	0	0	0	1	0	0	1	9	fuclk/9	
	0	0	0	0	1	0	1	0	10	fuclk/10	
	:	:	:	:	:	:	:	:	:		
	1	1	1	1	1	0	1	0	250	fuclк/250	
	1	1	1	1	1	0	1	1	251	fuclк/251	
	1	1	1	1	1	1	0	0	252	fuclk/252	
	1	1	1	1	1	1	0	1	253	fuclk/253	
	1	1	1	1	1	1	1	0	254	fuclк/254	
	1	1	1	1	1	1	1	1	255	fuclк/255	
Re	emar	2. k 3. T	: Value	e set by d rate is	MDLn7	to MDI	_n0 bits	(k = 8, 9	oy CKSR0. 9, 10,, 2 counter div	-	TPS

Caution If the MDLn7 to MDLn0 bits are to be overwritten, the ASIMn.TXEn and ASIMn.RXEn bits should be cleared to 0 first.

(3) Baud rate

The baud rate is the value obtained by the following formula.


www.DataSheet4U.com

Baud rate [bps] =
$$\frac{\text{fuclk}}{2 \times \text{k}}$$

 f_{UCLK} = Frequency [Hz] of base clock selected by CKSRn.TPSn3 to CKSRn.TPSn0 bits. k = Value set by BRGCn.MDLn7 to BRGCn.MDLn0 bits (k = 8, 9, 10, ..., 255)

(4) Baud rate error

The baud rate error is obtained by the following formula.



Example: Base clock frequency = 10 MHz = 10,000,000 Hz Setting of BRGCn.MDLn7 to BRGCn.MDLn0 bits = 00100001B (k = 33) Target baud rate = 153,600 bps Baud rate = 10,000,000/(2 × 33) = 151,515 [bps] Error = (151,515/153,600 - 1) × 100

= -1.357 [%]

16.7.3 Baud rate setting example

www.DataSheet4U.com

Baud Rate	-	fxx = 20 MHz	2		fxx = 16 MHz	Z		fxx = 10 MHz	:
(bps)	fuclk	k	ERR	fuclk	k	ERR	fuclk	k	ERR
300	fxx/512	41H (65)	0.16	fxx/1024	1AH (26)	0.16	fxx/256	41H (65)	0.16
600	fxx/256	41H (65)	0.16	fxx/1024	0DH (13)	0.16	fxx/128	41H (65)	0.16
1200	fxx/128	41H (65)	0.16	fxx/512	0DH (13)	0.16	fxx/64	41H (65)	0.16
2400	fxx/64	41H (65)	0.16	fxx/256	0DH (13)	0.16	fxx/32	41H (65)	0.16
4800	fxx/32	41H (65)	0.16	fxx/128	0DH (13)	0.16	fxx/16	41H (65)	0.16
9600	fxx/16	41H (65)	0.16	fxx/64	0DH (13)	0.16	fxx/8	41H (65)	0.16
10400	fxx/64	0FH (15)	0.16	fxx/64	0CH (12)	0.16	fxx/32	0FH (15)	0.16
19200	fxx/8	41H (65)	0.16	fxx/32	0DH (13)	0.16	fxx/4	41H (65)	0.16
24000	fxx/32	0DH (13)	0.16	fxx/2	A7H (167)	-0.20	fxx/16	0DH (13)	0.16
31250	fxx/32	0AH (10)	0.00	fxx/32	08H (8)	0.00	fxx/16	0AH (10)	0
33600	fxx/2	95H (149)	-0.13	fxx/2	77H (119)	0.04	fxx	95H (149)	-0.13
38400	fxx/4	41H (65)	0.16	fxx/16	0DH (13)	0.16	fxx/2	41H (65)	0.16
48000	fxx/16	0DH (13)	0.16	fxx/2	53H (83)	0.40	fxx/8	0DH (13)	0.16
56000	fxx/2	59H (89)	0.32	fxx/2	47H (71)	0.60	fxx	59H (89)	0.32
62500	fxx/16	0AH (10)	0.00	fxx/16	08H (8)	0.00	fxx/8	0AH (10)	0.00
76800	fxx/2	41H (65)	0.16	fxx/8	0DH (13)	0.16	fxx	41H (65)	0.16
115200	fxx/2	2BH (43)	0.94	fxx/2	23H (35)	-0.79	fxx	2BH (43)	0.94
153600	fxx/2	21H (33)	-1.36	fxx/4	0DH (13)	0.16	fxx	21H (33)	-1.36
312500	fxx/4	08H (8)	0	fxx/2	0DH (13)	-1.54	fxx/2	08H (8)	0.00

Table 16-4. Baud Rate Generator Setting Data

Caution The allowable frequency of the base clock (fuclk) is as follows.


- REGC = VDD = 4.5 to 5.5 V: fuclk \leq 12 MHz
- REGC = 10 μ F, VDD = 4.0 to 5.5 V: fuclk \leq 6 MHz
- REGC = VDD = 2.7 to 4.5 V: fuclk \leq 6 MHz
- Remark fxx: Main clock frequency
 - fuclk: Base clock frequency
 - k: Set values of BRGCn.MDLn7 to BRGCn.MDLn0 bits
 - ERR: Baud rate error [%]

n = 0 to 2

16.7.4 Allowable baud rate range during reception

The degree to which a discrepancy from the transmission destination's baud rate is allowed during reception is shown below.

Caution The equations described below should be used to set the baud rate error during reception so that it always is within the allowable error range.





As shown in Figure 16-14, after the start bit is detected, the receive data latch timing is determined according to the counter that was set by the BRGCn register. If all data up to the final data (stop bit) is in time for this latch timing, the data can be received normally.

If this is applied to 11-bit reception, the following is theoretically true.

 $FL = (Brate)^{-1}$

Brate: UARTn baud rate

k: BRGCn register set value

FL: 1-bit data length

When the latch timing margin is 2 base clocks, the minimum allowable transfer rate (FLmin) is as follows.

$$FLmin = 11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k} FL$$

Therefore, the transfer destination's maximum receivable baud rate (BRmax) is as follows.

www.DataSheet4U.com

BRmax =
$$(FLmin/11)^{-1} = \frac{22k}{21k + 2}$$
 Brate

Similarly, the maximum allowable transfer rate (FLmax) can be obtained as follows.

$$\frac{10}{11} \times FLmax = 11 \times FL - \frac{k+2}{2 \times k} \times FL = \frac{21k-2}{2 \times k} FL$$
$$FLmax = \frac{21k-2}{20k} FL \times 11$$

Therefore, the transfer destination's minimum receivable baud rate (BRmin) is as follows.

BRmin =
$$(FLmax/11)^{-1} = \frac{20k}{21k - 2}$$
 Brate

The allowable baud rate error of UARTn and the transfer destination can be obtained as follows from the expressions described above for computing the minimum and maximum baud rate values.

Division Ratio (k)	Maximum Allowable Baud Rate Error	Minimum Allowable Baud Rate Error
8	+3.53%	-3.61%
20	+4.26%	-4.31%
50	+4.56%	-4.58%
100	+4.66%	-4.67%
255	+4.72%	-4.73%


Table 16-5. Maxi	mum and Minimum	Allowable Ba	ud Rate Error
------------------	-----------------	--------------	---------------

- Remarks 1. The reception precision depends on the number of bits in one frame, the base clock frequency, and the division ratio (k). The higher the base clock frequency and the larger the division ratio (k), the higher the precision.
 - 2. k: BRGCn register set value

16.7.5 Transfer rate during continuous transmission

During continuous transmission, the transfer rate from a stop bit to the next start bit is extended two clocks of the base clock longer than normal. However, on the reception side, the transfer result is not affected since the timing is initialized by the detection of the start bit.





Representing the 1-bit data length by FL, the stop bit length by FLstp, and the base clock frequency by fuclk yields the following equation.

FLstp = FL + 2/fuclk

Therefore, the transfer rate during continuous transmission is as follows (when the stop bit length = 1).

Transfer rate = $11 \times FL + (2/fUCLK)$

16.8 Cautions

Cautions to be observed when using UARTn are shown below.

- (1) When the supply of clocks to UARTn is stopped (for example, in IDLE or STOP mode), operation stops with each register retaining the value it had immediately before the supply of clocks was stopped. The TXDn pin output also holds and outputs the value it had immediately before the supply of clocks was stopped. However, operation is not guaranteed after the supply of clocks is restarted. Therefore, after the supply of clocks is restarted, the circuits should be initialized by clearing the ASIMn.UARTEn, ASIMn.RXEn, and ASIMn.TXEn bits to 000.
- (2) UARTn has a 2-stage buffer configuration consisting of the TXBn register and the transmission shift register, and has status flags (ASIFn.TXBFn and ASIFn.TXSFn bits) that indicate the status of each buffer. If the TXBFn and TXSFn bits are read in continuous transmission, the value changes 10 → 11 → 01. For the timing to write the next data to the TXBn register, read only the TXBFn bit during continuous transmission.

www.DataSheet4U.com

In the V850ES/KG2, two channels of clocked serial interface 0 (CSI0) are provided.

17.1 Features

- Maximum transfer speed: 5 Mbps
- Master mode/slave mode selectable
- Transmission data length: 8 bits or 16 bits can be set
- MSB/LSB-first selectable for transfer data
- Eight clock signals can be selected (7 master clocks and 1 slave clock)
- 3-wire type SO0n: Serial transmit data output
 - SIOn: Serial receive data input
 - SCK0n: Serial clock I/O
- Interrupt sources: 1 type
 - Transmission/reception completion interrupt request signal (INTCSI0n)
- Transmission/reception mode or reception-only mode selectable
- Two transmission buffer registers (SOTBFn/SOTBFLn, SOTBn/SOTBLn) and two reception buffer registers (SIRBn/SIRBLn, SIRBEn/SIRBELn) are provided on chip
- Single transfer mode/continuous transfer mode selectable

Remark n = 0, 1

17.2 Configuration

www.DataSheet4U.com

CSI0n is controlled via the CSIM0n register.

(1) Clocked serial interface mode register 0n (CSIM0n)

The CSIM0n register is an 8-bit register that specifies the operation of CSI0n.

(2) Clocked serial interface clock selection register n (CSICn)

The CSICn register is an 8-bit register that controls the CSI0n serial transfer operation.

(3) Serial I/O shift register 0n (SIO0n)

The SIO0n register is a 16-bit shift register that converts parallel data into serial data. The SIO0n register is used for both transmission and reception. Data is shifted in (reception) and shifted out (transmission) from the MSB or LSB side. The actual transmission/reception operations are started up by accessing the buffer register.

(4) Serial I/O shift register 0nL (SIO0nL)

The SIO0nL register is an 8-bit shift register that converts parallel data into serial data. The SIO0nL register is used for both transmission and reception. Data is shifted in (reception) and shifted out (transmission) from the MSB or LSB side. The actual transmission/reception operations are started up by access of the buffer register .

(5) Clocked serial interface receive buffer register n (SIRBn)

The SIRBn register is a 16-bit buffer register that stores receive data.

(6) Clocked serial interface receive buffer register nL (SIRBnL)

The SIRBnL register is an 8-bit buffer register that stores receive data.

(7) Clocked serial interface read-only receive buffer register n (SIRBEn)

The SIRBEn register is a 16-bit buffer register that stores receive data. The SIRBEn register is the same as the SIRBn register. It is used to read the contents of the SIRBn register.

(8) Clocked serial interface read-only receive buffer register nL (SIRBEnL)

The SIRBEnL register is an 8-bit buffer register that stores receive data. The SIRBEnL register is the same as the SIRBnL register. It is used to read the contents of the SIRBnL register.

(9) Clocked serial interface transmit buffer register n (SOTBn) The SOTBn register is a 16-bit buffer register that stores transmit data.

(10) Clocked serial interface transmit buffer register nL (SOTBLnL) The SOTBnL register is an 8-bit buffer register that stores transmit data.

(11) Clocked serial interface initial transmit buffer register n (SOTBFn)

The SOTBFn register is a 16-bit buffer register that stores the initial transmit data in the continuous transfer mode.

(12) Clocked serial interface initial transmit buffer register nL (SOTBFnL)

The SOTBFnL register is an 8-bit buffer register that stores initial transmit data in the continuous transfer mode.

(13) Selector

The selector selects the serial clock to be used.

(14) Serial clock controller

Controls the serial clock supply to the shift register. Also controls the clock output to the SCK0n pin when the internal clock is used.

(15) Serial clock counter

Counts the serial clock output or input during transmission/reception, and checks whether 8-bit or 16-bit data transmission/reception has been performed.

(16) Interrupt controller

Controls the interrupt request timing.

Remark n = 0, 1




Figure 17-1. Block Diagram of Clocked Serial Interface

www.DataSheet4U.com

17.3 Registers

www.DataSheet4U.com

(1) Clocked serial interface mode register 0n (CSIM0n)

The CSIM0n register controls the CSI0n operation. This register can be read or written in 8-bit or 1-bit units (however, CSOTn bit is read-only). Reset sets CSIM0n to 00H.

Caution Overwriting the CSIM0n.TRMDn, CSIM0n.CCLn, CSIM0n.DIRn, CSIM0n.CSITn, and CSIM0n.AUTOn bits can be done only when the CSOTn bit = 0. If these bits are overwritten at any other time, the operation cannot be guaranteed.

	<7>	<6>	5	<4>	3	2	1	<0>	
CSIM	10n CSI0E	n TRMDn	CCLn	DIRn	CSITn	AUTOn	0	CSOTn	
(n = 0	9, 1)								
CSI0En				CSI0n op	peration en	able/disable			
0	Disable CS	0n operation	I.						
1	Enable CSI	On operation							
	nal CSI0n cire t status wher		-	-	•	-	n bit to 0	. For the SCK0n and SC)0n
TRMDn			Spec	ification of	transmissi	on/reception	mode		
0	Receive-on	ly mode	-						
1		on/reception	mode						
-	he SIRBn reg e TRMDn bit :		sion/recepti	on is starte	ed by writin	g data to the	SOTBn	register.	
CCLn				Specifi	cation of d	ata length			
0	8 bits								
1	16 bits								
DIRn			Specifie	ation of tra	nsfor direct	tion mode (N		<u>\</u>	
0	First bit of t	ansfer data i	-				100/200)	
1		ansfer data i							
•	T HOLDIL OF L		0 200						
CSITn			Cor	ntrol of dela	ay of interru	ipt request si	ignal		
0	No delay								
1		e (interrupt re		-	-				
	y mode (CSIT n the slave m		-					Cn.CSK0n0 bits are not	
AUTOn		Spe	cification of	single trar	nsfer mode	or continuou	us transfe	er mode	
0	Single trans	fer mode							
1	Continuous	mode							
CSOTn				Comm	unication s	tatus flag			
0	Communica	ation stopped							
1	Communica	ation in progr	ess						
				-					I I

(2) Clocked serial interface clock selection register n (CSICn)

The CSICn register is an 8-bit register that controls the CSI0n transfer operation. This register can be read or written in 8-bit or 1-bit units. Reset sets CSICn to 00H. www.DataSheet4U.com

CSI				4 CKPn	3 DAPn	2 CKS0n2	1 CKS0n1	0 CKS0n0
(n = 0		, ,	, 0		Dram	ONCONE	onconn	
CKPn	DAPn		Specificatio	n of timina	of transmi	ittina/receivi	ing data to	from SCK0n
0	0	(Type 1)	•					
-		(1)po 1)		K0n (I/O)				
				n (output) On (input)		6 X DO5 X DO4 X 8 X DI5 X DI4 X		
		(T = =)	01					
0	1	(Type 2)	SC	K0n (I/O)				
				n (output)	=		$\underline{-}\underline{-}\underline{-}$	
			SIC	On (input)	<u>X DI7 X DI6 X</u>		13 X DI2 X DI1	X DIO
1	0	(Type 3)	SC	K0n (I/O)		பா		UTL
			SO0r	n (output)		6 DO5 DO4		DO1 DO0
			SIG	On (input)		6 DI5 DI4		
1	1	(Type 4)	SC	K0n (I/O)	пп	ппг		
			SO0r	(output)				<u></u>
			SIC	n (input)			3 X DI2 X DI1	X DIO
CKS0n2	CKS0n1	CKS0n0	s	erial clock	Note			Mode
0	0	0	fxx/2			Mas	ster mode	
0	0	1	fxx/2 ²			Mas	ster mode	
0	1	0	fxx/2 ³			Mas	ster mode	
0	1	1	fxx/2 ⁴			Mas	ster mode	
1	0	0	fxx/2 ⁵			Mas	ster mode	
1	0	1	fxx/2 ⁶			Mas	ster mode	
	1	0	Clock generate	d by TO5n	1	Mas	ster mode	
1	1	1	External clock	(SCK0n pir	ו)	Slav	ve mode	
1 1								

Caution The CSICn register can be overwritten only when the CSIM0n.CSI0En bit = 0.

• REGC = V_{DD} = 2.7 to 4.0 V: Serial clock \leq 2.5 MHz

Remark fxx: Main clock frequency

(3) Clocked serial interface receive buffer registers n, nL (SIRBn, SIRBnL)

data from the SIRBn register.

The SIRBn register is a 16-bit buffer register that stores receive data. When the receive-only mode is set (CSIM0n.TRMDn bit = 0), the reception operation is started by reading

This register is read-only in 16-bit units. When the lower 8 bits are used as the SIRBnL register, this register is read-only in 8-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSIMOn.CSI0En bit.

Cautions 1. Read the SIRBn register only when a 16-bit data length has been set (CSIM0n.CCLn bit = 1).

Read the SIRBnL register only when an 8-bit data length has been set (CCLn bit = 0).

2. When the single transfer mode has been set (CSIM0n.AUTOn bit = 0), perform a read operation only in the idle state (CSIM0n.CSOTn bit = 0). If the SIRBn or SIRBnL register is read during data transfer, the data cannot be guaranteed.

After re	eset: ()000H	I F	7	Add	ress:	SIRB	0 FF	FFFC	002H	, SIRE	31 FF	FFF	D12H		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIRBn	SIRBn	SIRBn	SIRBn S	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn
(n = 0, 1)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
b) SIRBnL re After rese	-	н	R 6	Add	dress: 5	: SIF	BOL 4	FFFF	FD02		RB1L 2		FFD1	2H	0	

(4) Clocked serial interface read-only receive buffer registers n, nL (SIRBEn, SIRBEnL)

The SIRBEn register is a 16-bit buffer register that stores receive data.

www.DataSheet4U.com

The SIRBEn register is the same as the SIRBn register. Even if the SIRBEn register is read, the next operation will not start. The SIRBEn register is used to read the contents of the SIRBn register when the serial reception is not continued.

This register is read-only in 16-bit units. However, when the lower 8 bits are used as the SIRBEnL register, the register is read-only in 8-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSIM0n.CSI0En bit.

- Cautions 1. The receive operation is not started even if data is read from the SIRBEn and SIRBEnL registers.
 - 2. The SIRBEn register can be read only if a 16-bit data length has been set (CSIM0n.CCLn bit = 1).

The SIRBEnL register can be read only if an 8-bit data length has been set (CCLn bit = 0).

		000H	R	Ac	dress	SIRE	3E0 F	FFFF	D06H,	SIRBE	1 FF	FFFD1	16H			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBE
(n = 0, 1)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(B) SIRBEr	nL reg	jister														
After res	set: 00 7	Η	R 6	Addre	ess: S	IRBE0 4		FFFD0 3	06H, S	IRBE1	L FFF	FFD1	6Н 0			

(5) Clocked serial interface transmit buffer registers n, nL (SOTBn, SOTBnL)

www.DataSheet4U.com

The SOTBn register is a 16-bit buffer register that stores transmit data. When the transmission/reception mode is set (CSIM0n.TRMDn bit = 1), the transmission operation is started by writing data to the SOTBn register.

This register can be read or written in 16-bit units. However, when the lower 8 bits are used as the SOTBnL register, the register is read-only in 8-bit units.

After reset, this register is initialized.

Cautions 1. Access the SOTBn register only when a 16-bit data length has been set (CSIM0n.CCLn bit = 1).

Access the SOTBnL register only when an 8-bit data length has been set (CCLn bit = 0).

2. When the single transfer mode is set (CSIM0n.AUTOn bit = 0), perform access only in the idle state (CSIM0n.CSOTn bit = 0). If the SOTBn and SOTBnL registers are accessed during data transfer, the data cannot be guaranteed.

After re	eset: 00	000Н	R/V	V	Addres	s: SO	TB0 F	FFFFC	004H,	SOTB	I FFFI	FFD14	ιH			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBr	SOTE
											_					
(n = 0, 1)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(b) SOTE	BnL re	gister				-	BOL F	FFFFD	7 004H, S			FFD1	-	2	1	0

(6) Clocked serial interface initial transmit buffer registers n, nL (SOTBFn, SOTBFnL)

The SOTBFn register is a 16-bit buffer register that stores initial transmission data in the continuous transfer mode.

The transmission operation is not started even if data is written to the SOTBFn register.

This register can be read or written in 16-bit units. However, when the lower 8 bits are used as the SOTBFnL register, the register can be read or written in 8-bit units.

After reset, this register is initialized.

Caution Access the SOTBFn register and SOTBFnL register only when a 16-bit data length has been set (CSIM0n.CCLn bit = 1), and only when an 8-bit data length has been set (CCLn bit = 0), respectively, and only in the idle state (CSIM0n.CSOTn bit = 0). If the SOTBFn and SOTBFnL registers are accessed during data transfer, the data cannot be guaranteed.

After re	eset: 00	000H	R/	W	Addre	ss: S	OTBF	0 FFF	FFD08	3H, SC	DTBF1	FFFF	FD18	н		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn
(~ 0 1)					í				_	~	F				_ '	
(n = 0, 1)	15	14	13	12	11	10	9	8	1	6	5	4	3	2	1	0
(h = 0, 1) (b) SOT	BFnL	regis			ddress:		-	-	7 FD08F	-	-					0
(b) SOT	BFnL	regis	ster				BF0L	-	7 FD08F	-	-			H		0

(7) Serial I/O shift registers n, nL (SIO0n, SIO0nL)

The SIO0n register is a 16-bit shift register that converts parallel data into serial data. The transfer operation is not started even if the SIO0n register is read.

This register is read-only in 16-bit units. However, when the lower 8 bits are used as the SIO0nL register, the register is read-only in 8-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSIM0n.CSI0En bit.

Caution Read the SIO0n register and SIO0nL register only when a 16-bit data length has been set (CSIM0n.CCLn bit = 1), and only when an 8-bit data length has been set (CCLn bit = 0), respectively, and only in the idle state (CSIM0n.CSOTn bit = 0). If the SIO0n and SIO0nL registers are read during data transfer, the data cannot be guaranteed.

After	reset:	0000	H I	R	Addres	ss: SIC	200 F	FFFF	D0AH,	SIO01	FFFI	FD1A	Η			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIO0n	SIOn15	SIOn14	SIOn13	SIOn12	SIOn11	SIOn10	SIOn9	SIOn8	SIOn7	SIOn6	SIOn5	SIOn4	SIOn3	SIOn2	SIOn1	SIOn0
(n = 0, 1)		1				·										<u>.</u>
(n = 0, 1) (b) SIO0nL			R	Ado	dress:	SIO00I	L FFF	FFD0/	AH, SI	O01L	FFFFI	-D1AF	1			
(n = 0, 1) (b) SIO0nL	- regis reset: (R 6	Ado	dress: 5		L FFF 4	FFD0,		001L 2	FFFFI	=D1AF		0		

Register	R/W		Single	Transfer	Continuous	Transfer ^{Note 1}
Name			Transmission/Reception Mode	Receive-Only Mode	Transmission/Reception Mode	Receive-Only Mode
SIRBn (SIRBnL)	Read	Function	Storing received data ^{Note 2}	Reading starts receptionStoring received data	Storing up to the $(N - 1)$ th received data (other than the last) ^{Note 2}	 Reading starts reception Storing up to the (N – 2)th data (other than the last two)
		Use method	When transmission and reception are complete, read the received data from this register.	 First, read dummy data and start transfer. To perform reception of the next data after reception is complete, read the received data from this register. 	When reception is complete, read the received data from this register. Repeat this operation until the $(N - 1)$ th data has been received.	When reception is complete, read the received data from this register. Repeat this operation until the $(N - 2)$ th data has been received. (Supplement) Do not read the $(N - 1)$ th data from this register. If read, a reception operation starts and continuous transfer cannot be completed.
SIRBEn	Read	Function	-	Storing the data received last ^{Note 2}	_	Storing the $(N - 1)$ th received data ^{Note 2}
(SIRBEnL)		Use method	Not used.	If reception of the next data will not be performed after reception is complete, read the received data from this register.	Not used	Read the $(N - 1)$ th received data from this register when the $(N - 1)$ th or Nth (last) data has been received.
SIO0n	Read	Function	-	-	Storing the Nth (last) received dataNote 2	Storing the Nth (last) received data ^{Note 2}
(SIO0nL)		Use method	Not used.	Not used	When the Nth (last) transmission/reception is complete, read the Nth (last) data.	When the Nth (last) data has been received, read the Nth (last) data.
SOTBn (SOTBnL)	Write	Function	 Starting transmission/reception when written Storing the data to be transmitted 	_	 Starting transmission/reception when written Storing the data to be transmitted second and subsequently 	_
		Use method	When transmission/reception is complete, write the data to be transmitted next.	Not used	When transmission/reception is complete, write the data to be transmitted next to this register to start the next transmission/reception.	Not used
SOTBFn	Write	Function	-	-	Storing the data to be transmitted first ^{Note 2}	-
(SOTBFnL)		Use method	Not used	Not used	Before starting transmission/reception (writing to SOTBn), write the data to be transmitted first.	Not used

Table 17-1. Use of Each Buffer Register

Notes 1. It is assumed that the number of data to be transmitted is N.

2. Neither reading nor writing will start communication.

Remark In the 16-bit mode, the registers not enclosed in parentheses are used; in the 8-bit mode, the registers in parentheses are used.

www.DataSheet4U.com

Preliminary User's Manual U17703EJ1V0UD

17.4 Operation

www.DataSheet4U.com

17.4.1 Transmission/reception completion interrupt request signal (INTCSI0n) The INTCSI0n signal is set (1) upon completion of data transmission/reception. Writing to the CSIM0n register clears (0) the INTCSI0n signal.

Caution The delay mode (CSIM0n.CSITn bit = 1) is valid only in the master mode (CSICn.CKS0n2 to CSICn.CKS0n0 bits are not 111B). The delay mode cannot be set when the slave mode is set (CKS0n2 to CKS0n0 bits = 111B).




Figure 17-2. Timing Chart of INTCSI0n Signal Output in Delay Mode

www.DataSheet4U.com

17.4.2 Single transfer mode

(1) Usage

In the receive-only mode (CSIM0n.TRMDn bit = 0), communication is started by reading the SIRBn/SIRBnL register.

In the transmission/reception mode (TRMDn bit = 1), communication is started by writing to the SOTBn/SOTBnL register.

In the slave mode, the operation must be enabled beforehand (CSIM0n.CSI0En bit = 1).

When communication is started, the value of the CSIM0n.CSOTn bit becomes 1 (transmission execution status).

Upon communication completion, the transmission/reception completion interrupt request signal (INTCSI0n) is generated, and the CSOTn bit is cleared (0). The next data communication request is then waited for.

Caution When the CSOTn bit = 1, do not manipulate the CSI0n register.





Figure 17-3. Timing Chart in Single Transfer Mode (1/2)

www.DataSheet4U.com





17.4.3 Continuous transfer mode

www.DataSheet4U.com

(1) Usage (receive-only: 8-bit data length)

- <1> Set the continuous transfer mode (CSIM0n.AUTOn bit = 1) and the receive-only mode (CSIM0n.TRMDn bit = 0).
- <2> Read the SIRBnL register (start transfer with dummy read).
- <3> When the transmission/reception completion interrupt request signal (INTCSI0n) has been generated, read the SIRBnL register^{Note} (reserve next transfer).
- <4> Repeat step <3> (N 2) times. (N: Number of transfer data) Ignore the interrupt triggered by reception of the (N – 1)th data (at this time, the SIRBEnL register can be read).
- <5> Following generation of the last INTCSI0n signal, read the SIRBEnL register and the SIO0nL register^{Note}.
- Note When transferring N number of data, receive data is loaded by reading the SIRBnL register from the first data to the (N 2)th data. The (N 1)th data is loaded by reading the SIRBEnL register, and the Nth (last) data is loaded by reading the SIO0nL register (refer to Table 17-1 Use of Each Buffer Register).




Figure 17-4. Continuous Transfer (Receive-Only) Timing Chart

www.DataSheet4U.com

In the case of the continuous transfer mode, two transfer requests are set at the start of the first transfer. Following the INTCSIOn signal, transfer is continued if the SIRBnL register can be read within the next transfer reservation period. If the SIRBnL register cannot be read, transfer ends and the SIRBnL register does not receive the new value of the SIO0nL register.

The last data can be obtained by reading the SIO0nL register following completion of the transfer.

(2) Usage (transmission/reception: 8-bit data length)

www.DataSheet4U.com

- <1> Set the continuous transfer mode (CSIM0n.AUTOn bit = 1) and the transmission/reception mode (CSIM0n.TRMDn bit = 1).
- <2> Write the first data to the SOTBFnL register.
- <3> Write the 2nd data to the SOTBnL register (start transfer).
- <4> When the transmission/reception completion interrupt request signal (INTCSI0n) has been generated, write the next data to the SOTBnL register (reserve next transfer). Read the SIRBnL register to load the receive data.
- <5> Repeat step <4> as long as data to be sent remains.
- <6> When the INTCSIOn signal is generated, read the SIRBnL register to load the (N 1)th receive data (N: Number of transfer data).
- <7> Following the last INTCSI0n signal, read the SIO0nL register to load the Nth (last) receive data.




Figure 17-5. Continuous Transfer (Transmission/Reception) Timing Chart

www.DataSheet4U.com

In the case of the continuous transfer mode, two transfer requests are set at the start of the first transfer. Following the INTCSIOn signal, transfer is continued if the SOTBnL register can be written within the next transfer reservation period. If the SOTBnL register cannot be written, transfer ends and the SIRBnL register does not receive the new value of the SIO0nL register.

The last receive data can be obtained by reading the SIO0nL register following completion of the transfer.

(3) Next transfer reservation period

In the continuous transfer mode, the next transfer must be prepared with the period shown in Figure 17-6.




Figure 17-6. Timing Chart of Next Transfer Reservation Period (1/2)




Figure 17-6. Timing Chart of Next Transfer Reservation Period (2/2)

(4) Cautions

To continue continuous transfers, it is necessary to either read the SIRBn register or write to the SOTBn register during the transfer reservation period.

If access is performed to the SIRBn register or the SOTBn register when the transfer reservation period is over, the following occurs.

(i) In case of conflict between transfer request clear and register access

Since transfer request clear has higher priority, the next transfer request is ignored. Therefore, transfer is interrupted, and normal data transfer cannot be performed.




Figure 17-7. Transfer Request Clear and Register Access Conflict

(ii) In case of conflict between transmission/reception completion interrupt request signal (INTCSI0n) generation and register access

Since continuous transfer has stopped once, executed as a new continuous transfer.

In the slave mode, a bit phase error transfer error results (refer to Figure 17-8).

In the transmission/reception mode, the value of the SOTBFn register is retransmitted, and illegal data is sent.




Figure 17-8. Interrupt Request and Register Access Conflict

17.5 Output Pins

The following describes the output pins. For the setting of each pin, refer to **Table 4-16 Settings When Port Pins Are Used for Alternate Functions**.

(1) SCK0n pin

When the CSI0n operation is disabled (CSIM0n.CSI0En bit = 0), the $\overline{SCK0n}$ pin output status is as follows.

CKPn	CKS0n2	CKS0n1	CKS0n0	SCK0n Pin Output
0	Don't care	Don't care	Don't care	Fixed to high level
1	1	1	1	High impedance
	Other than abo	ove		Fixed to low level

Table 17-2. SCK0n Pin Output Status

Remark n = 0, 1

(2) SO0n pin

When the CSI0n operation is disabled (CSI0En bit = 0), the SO0n pin output status is as follows.

TRMDn	DAPn	AUTOn	CCLn	DIRn	SO0n Pin Output
0	Don't care	Don't care	Don't care	Don't care	Fixed to low level
1	0	Don't care	Don't care	Don't care	SO latch value (low level)
	1	0	0	0	SOTBn7 bit value
				1	SOTBn0 bit value
			1	0	SOTBn15 bit value
				1	SOTBn0 bit value
		1	0	0	SOTBFn7 bit value
				1	SOTBFn0 bit value
			1	0	SOTBFn15 bit value
				1	SOTBFn0 bit value

Table 17-3. SOOn Pin Output Status

CHAPTER 18 CLOCKED SERIAL INTERFACE A (CSIA) WITH AUTOMATIC TRANSMIT/RECEIVE FUNCTION

In the V850ES/KG2, two channels of clocked serial interface A (CSIA) with automatic transmit/receive function are provided.

18.1 Functions

CSIAn has the following two modes.

- 3-wire serial I/O mode
- 3-wire serial I/O mode with automatic transmit/receive function

(1) 3-wire serial I/O mode

This mode is used to transfer 8-bit data using three lines: a serial clock pin (SCKAn) and two serial data pins (SIAn and SOAn).

In addition, whether 8-bit data is transferred MSB or LSB first can be specified, so this interface can be connected to any device.

(2) 3-wire serial I/O mode with automatic transmit/receive function

This mode is used to transfer 8-bit data using three lines: a serial clock pin (SCKAn) and two serial data pins (SIAn and SOAn).

In addition, whether 8-bit data is transferred MSB or LSB first can be specified, so this interface can be connected to any device.

Data can be transferred to/from a display driver etc. without using software since a 32-byte buffer RAM is incorporated for automatic transfer.

- Maximum transfer speed: 2 Mbps (in master mode)
- Master mode/slave mode selectable
- Transfer data length: 8 bits
- MSB/LSB-first selectable for transfer data
- Automatic transmit/receive function:

Number of transfer bytes can be specified between 1 and 32

Transfer interval can be specified (0 to 63 clocks)

Single transfer/repeat transfer selectable

- On-chip dedicated baud rate generator (6/8/16/32 divisions)
- 3-wire SOAn: Serial data output

SIAn: Serial data input

SCKAn: Serial clock I/O

- Transmission/reception completion interrupt request signal: INTCSIAn
- Internal 32-byte buffer RAM (used in 3-wire serial I/O mode with automatic transmit/receive function)

18.2 Configuration


www.DataSheet4U.com

CSIAn includes the following hardware.

Table 18-1.	Configuration of CSIAn
-------------	------------------------

ltem	Configuration
Register	Serial I/O shift register An (SIOAn) Automatic data transfer address count register n (ADTCn) CSIAn buffer RAM (CSIAnBm, CSIAnBmL, CSIAnBmH) (m = 0 to F)
Control registers	Serial operation mode specification register n (CSIMAn) Serial status register n (CSISn) Serial trigger register n (CSITn) Divisor selection register n (BRGCAn) Automatic data transfer address point specification register n (ADTPn) Automatic data transfer interval specification register n (ADTIn)

Remark For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.



Preliminary User's Manual U17703EJ1V0UD

(2) Serial status register n (CSISn)

This is an 8-bit register used to select the serial clock and to indicate the transfer status of CSIAn. This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H. However, rewriting the CSISn register is prohibited when the TSFn bit is 1.

7					,	CSIS1 FFI				
	6	5	4		3	2	1	0		
CKSAn1	CKSAn0	0	0		0	0	0	TSFn		
CKSAn1	CKSAn0		Seria	l cloc	k (fscka) s	election ^{Note}				
				2	0 MHz	16 MHz		10 MHz		
0	0	fxx		Settin	g prohibited	Setting prohit	ited	100 ns		
0	1	fxx/2		1	00 ns	125 ns		200 ns		
1	0	fxx/4		2	:00 ns	250 ns		400 ns		
1	1				00 ns	500 ns		800 ns		
Rewriting										
TOF										
0	At reset in At comple	put tion of spe				tting the CS	ITn.ATST	Pn bit to 1		
1	From tran	sfer start to	o comp	letio	n of specifi	ied transfer				
• F • F	REGC = V REGC = 1	$d_{DD} = 4.0 \text{ to}$ 0 μ F, VDD	o 5.5 \ = 4.0	V: fs to 5	ска ≤ 12 .5 V: fscr	MHz ਯ ≤ 6 MHz				
Cautions	2. When ADTF Howe	n the TSF Pn, ADTIr ever, the	⁼n bit n, and transf	= 1 SIC fer b	, rewritin An regis ouffer RA	ters is pro M can be	ohibited			
	0 0 1 1 Rewriting TSFn 0 1 Note Set • F • F • F	0 0 0 1 1 0 1 1 Rewriting CSISn is 0 CSIAEn b At reset in At comple When tran 1 From tran Note Set fscka so a • REGC = V • REGC = 1 • REGC = V • REGC = V • REGC = V • REGC = V • REGC = W • REGC = W • REGC = W • REGC = W	00fxx01fxx/210fxx/411fxx/411fxx/411fxx/8Rewriting CSISn is prohibited wTSFn0CSIAEn bit = 00At reset inputAt completion of speWhen transfer has bit1From transfer start to1From transfer start toNoteSet fscka so as to satis•REGC = VDD = 4.0 to•REGC = 10 μ F, VDD•REGC = VDD = 2.7 toCautions 1. The TSFn bit i2. When the TSFADTPn, ADTInHowever, the fill	00fxx01fxx/210fxx/411fxx/8Rewriting CSISn is prohibited when the task of	00fxxSettin01fxx/2110fxx/4211fxx/4211fxx/4211fxx/84Rewriting CSISn is prohibited when the CSTSFnTr0CSIAEn bit = 0 At reset input At completion of specified transfer When transfer has been suspended 11From transfer start to completion1From transfer start to completion1From transfer start to completion0REGC = VDD = 4.0 to 5.5 V: fs • REGC = 10 μ F, VDD = 4.0 to 5•REGC = VDD = 2.7 to 4.0 V: fsCautions 1. The TSFn bit is read-on 2. When the TSFn bit = 1 ADTPn, ADTIn, and SIO However, the transfer bit	00fxxSetting prohibited01fxx/2100 ns10fxx/4200 ns11fxx/4200 ns11fxx/8400 nsRewriting CSISn is prohibited when the CSIMAn.CSTSFnTransfer stat0CSIAEn bit = 0 At reset input At completion of specified transfer When transfer has been suspended by se1From transfer start to completion of specified To transfer start to completion of specifiedNoteSet fscka so as to satisfy the following cor • REGC = VDD = 4.0 to 5.5 V: fscka ≤ 12 • REGC = 10 μ F, VDD = 4.0 to 5.5 V: fscka ≤ 12 • REGC = VDD = 2.7 to 4.0 V: fscka ≤ 6 MCautions 1. The TSFn bit is read-only.2. When the TSFn bit = 1, rewrittin ADTPn, ADTIn, and SIOAn regis However, the transfer buffer RA	Image: Constraint of the constr	20 MHz16 MHz00fxx01fxx/2100 ns125 ns10fxx/4200 ns250 ns11fxx/8400 ns500 nsRewriting CSISn is prohibited when the CSIMAn.CSIAEn bit is 1.Transfer status0CSIAEn bit = 0 At reset input At completion of specified transfer When transfer has been suspended by setting the CSITn.ATST1From transfer start to completion of specified transferWhen transfer start to completion of specified transferNoteSet fscka so as to satisfy the following conditions. • REGC = VDD = 4.0 to 5.5 V: fscka ≤ 12 MHz • REGC = 10 µF, VDD = 4.0 to 5.5 V: fscka ≤ 6 MHz• REGC = VDD = 2.7 to 4.0 V: fscka ≤ 6 MHz• REGC = VDD = 2.7 to 4.0 V: fscka ≤ 6 MHz• REGC = VDD = 2.7 to 4.0 V: fscka ≤ 6 MHz• REGC = VDD = 2.7 to 4.0 V: fscka ≤ 6 MHz• REGC = VDD = 2.7 to 4.0 V: fscka ≤ 6 MHz• REGC = VDD = 2.7 to 4.0 V: fscka ≤ 6 MHz• REGC = VDD = 2.7 to 4.0 V: fscka ≤ 6 MHz• REGC = VDD = 2.7 to 4.0 V: fscka ≤ 6 MHz• REGC = VDD = 2.7 to 4.0 V: fscka ≤ 6 MHz• REGC = VDD = 2.7 to 4.0 V: fscka ≤ 6 MHz• REGC = VDD = 2.7 to 4.0 V: fscka ≤ 6 MHz• REGC = VDD = 2.7 to 4.0 V: fscka ≤ 6 MHz• REGC = VDD = 2.7 to 4.0 V: fscka ≤ 6 MHz• REGC = VDD = 2.7 to 4.0 V: fscka ≤ 6 MHz• REGC = VDD = 0.0 to 0		

(1) Serial I/O shift register An (SIOAn)

This is an 8-bit register used to store transmit/receive data in 1-byte transfer mode (CSIMAn.ATEn bit = 0). Writing transmit data to the SIOAn register starts the transfer. In addition, after a transfer completion interrupt request signal (INTCSIAn) is generated (CSISn.TSFn bit = 0), data can be received by reading data from the SIOAn register.

This register can be read or written in 8-bit units. However, writing to the SIOAn register is prohibited when the CSISn.TSFn bit = 1.

Reset sets this register to 00H.

- Cautions 1. A transfer operation is started by writing to SIOAn register. Consequently, when transmission is disabled (CSIMAn.TXEAn bit = 0), write dummy data to the SIOAn register to start the transfer operation, and then perform a receive operation.
 - 2. Do not write data to the SIOAn register while the automatic transmit/receive function is operating.

After res	set: 00H	R/W	Address:	SIOA0 FF	FFFD46H,	SIOA1 FF	FFFD56H	
	7	6	5	4	3	2	1	0
SIOAn	SIOAn7	SIOAn6	SIOAn5	SIOAn4	SIOAn3	SIOAn2	SIOAn1	SIOAn0
SIOAn (n = 0, 1)	SIOAn7	SIOAn6	SIOAn5	SIOAn4	SIOAn3	SIOAn2	SIOAn1	SIOAr

(2) Automatic data transfer address count register n (ADTCn)

This is a register used to indicate buffer RAM addresses during automatic transfer. When automatic transfer is stopped, the data position when transfer stopped can be ascertained by reading ADTCn register value. This register is read-only in 8-bit units. However, reading from the ADTCn register is prohibited when the CSISn.TSFn bit = 1.

Reset sets this register to 00H.

After res	set: 00H	R A	ddress: AE	DTC0 FFFI	FD47H, A	DTC1 FFF	FD57H	
	7	6	5	4	3	2	1	0
ADTCn	ADTCn7	ADTCn6	ADTCn5	ADTCn4	ADTCn3	ADTCn2	ADTCn1	ADTCn0
(n = 0, 1)	-							

18.3 Registers

Serial interface CSIAn is controlled by the following six registers.

- Serial operation mode specification register n (CSIMAn)
- Serial status register n (CSISn)
- Serial trigger register n (CSITn)
- Divisor selection register n (BRGCAn)
- Automatic data transfer address point specification register n (ADTPn)
- Automatic data transfer interval specification register n (ADTIn)

(1) Serial operation mode specification register n (CSIMAn)

This is an 8-bit register used to control the serial transfer operation. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

	<7>	6	5	4	<3>	<2>	<1>	0			
CSIMAn	CSIAEn	ATEn	ATMn	MASTERn	TXEAn	RXEAn	DIRAn	0			
(n = 0, 1)					,						
	CSIAEn	<u>.</u>		SIAn operatio							
	0		-	ation (SOAn	: Low leve	I, SCKAn: I	High level)				
	1	Enable CS				No	to .				
	 When t the CS If the C initialize CSIAn If the C 	he CSIAEn IAEn bit to SIAEn bit is ed. Before unit. SIAEn bit is	bit = 0, th 1. s cleared f the CSIAI s cleared f	red to 0, the e CSIAn unit from 1 to 0, a En bit is set t from 1 to 0, ti 0, the buffer	t is reset, s III the regis o 1 again, he buffer F	to opera sters in the first re-set AM value	te CSIAn, f CSIAn unit the registe is not held.	first set t are ers of the			
	ATEn	Also, when the CSIAEn bit = 0, the buffer RAM cannot be accessed.									
	0										
	1	Automatic transfer mode									
	ATMn	Specification of automatic transfer mode									
	0										
	1	Repeat transfer mode (Following transfer completion, the ADTCn register is cleared to 00H and transmission starts again.)									
	MASTERn		Spe	cification of (CSIAn mas	ster/slave n	node				
	0	Slave mo	de (synchr	onized with	SCKAn inp	out clock)					
	1	Master me	ode (syncł	nronized with	internal c	lock)					
	TXEAn		1	Fransmission	enable/di	sable contr	rol				
	0	Disable tra	ansmissio	n (SOAn: Lo	w level)						
	1	Enable tra	ansmissior	1							
	RXEAn			Reception e	nable/disa	ble control					
	0	Disable re	eception								
	1	Enable re	ception								
	DIRAn		S	pecification of	of transfer	data direct	ion				
	0	MSB first									
	1	LSB first									

www.DataSheet4U.com

(3) Serial trigger register n (CSITn)

The CSITn register between the buffer RAM and shift register is an 8-bit register used to control execution/stop of automatic data transfer.

This register can be read or written in 8-bit or 1-bit units. However, manipulate only when the CSIMAn.ATEn bit is 1 (manipulation prohibited when ATEn bit = 0).

Reset sets this register to 00H.

	7	6	5	4	3	2	<1>	<0>			
CSITn	0	0	0	0	0	0	ATSTPn	ATSTAn			
(n = 0, 1)											
	ATSTPn		А	utomatic d	ata transfe	r suspens	sion				
	0	0 – 1 Stop automatic data transfer									
	1										
	request si after that. After auto suspension A function interrupte	ignal (INTC matic trans on is stored to resume d by setting	SIAn) is ge sfer has be d in the ADT e automatic	enerated, a en suspend Cn registe data trans Pn bit to 1,	nd ATSTPr led, the dat r. fer is not pr set each r	n is autom ta addres rovided, s	ompletion in natically clea s at the poin o if transfer gain, and set	ared to 0 It of has been			
	ATSTAn			Automat	c data tran	sfer start					
	0				-						
	1	Start auto	omatic data	transfer							
	byte has l	been trans	ferred.	-			does not sta rated, and A				

(4) Divisor selection register n (BRGCAn)

www.DataSheet4U.com

This is an 8-bit register used to control the serial transfer speed (divisor of CSIA clock). This register can be read or written in 8-bit units. However, when the CSISn.TSFn bit is 1, rewriting the BRGCAn register is prohibited.

Reset sets this register to 03H.

After reset: 03H		R/W	Address:	BRGCA0	FFFFFD43	H, BRGCA	1 FFFFD	53H
	7	6	5	4	3	2	1	0
BRGCAn	0	0	0	0	0	0	BRGCn1	BRGCn0
(n = 0, 1)								
	BRGCn1	BRGCn0	Sele	ction of CS	IAn serial o	clock (fscкa	division ra	tio)
	0	0	6 (fscка/6)					
	0	1	8 (fscka/8)					
	1	0	16 (fscка/1	16)				
	1	1	32 (fscка/3	32)				

(5) Automatic data transfer address point specification register n (ADTPn)

This is an 8-bit register used to specify the buffer RAM address that ends transfer during automatic data transfer (CSIMAn.ATEn bit = 1).

This register can be read or written in 8-bit units. However, when the CSISn.TSFn bit is 1, rewriting the ADTPn register is prohibited.

Reset sets this register to 00H.


In the V850ES/KG2, 00H to 1FH can be specified because 32 bytes of buffer RAM are incorporated.

Example When the ADTP0 register is set to 07H

8 bytes of FFFFE00H to FFFFE07H are transferred.

In repeat transfer mode (CSIMAn.ATMn bit = 1), transfer is performed repeatedly up to the address value specified by ADTPn.

Example When the ADTP0 register is set to 07H (repeat transfer mode) Transfer is repeated as FFFFE00H to FFFFE07H,



The relationship between buffer RAM address values and the ADTPn register setting values is shown below. www.DataSheet4U.com

Buffer RAM Address Value	ADTP0 Register Setting Value	Buffer RAM Address Value	ADTP0 Register Setting Value
FFFFE00H	00H	FFFFE10H	10H
FFFFE01H	01H	FFFFE11H	11H
FFFFE02H	02H	FFFFE12H	12H
FFFFE03H	03H	FFFFE13H	13H
FFFFE04H	04H	FFFFE14H	14H
FFFFE05H	05H	FFFFE15H	15H
FFFFE06H	06H	FFFFE16H	16H
FFFFE07H	07H	FFFFE17H	17H
FFFFE08H	08H	FFFFE18H	18H
FFFFE09H	09H	FFFFE19H	19H
FFFFE0AH	0AH	FFFFE1AH	1AH
FFFFE0BH	0BH	FFFFE1BH	1BH
FFFFE0CH	0CH	FFFFE1CH	1CH
FFFFE0DH	0DH	FFFFE1DH	1DH
FFFFE0EH	0EH	FFFFE1EH	1EH
FFFFE0FH	0FH	FFFFE1FH	1FH

Table 18-3. Relationship Between Buffer RAM Address Values and ADTP1 Register Setting Values

Buffer RAM Address Value	ADTP1 Register Setting Value	Buffer RAM Address Value	ADTP1 Register Setting Value
FFFFE20H	00H	FFFFE30H	10H
FFFFE21H	01H	FFFFE31H	11H
FFFFE22H	02H	FFFFE32H	12H
FFFFE23H	03H	FFFFE33H	13H
FFFFE24H	04H	FFFFE34H	14H
FFFFE25H	05H	FFFFE35H	15H
FFFFE26H	06H	FFFFE36H	16H
FFFFE27H	07H	FFFFE37H	17H
FFFFE28H	08H	FFFFE38H	18H
FFFFE29H	09H	FFFFE39H	19H
FFFFE2AH	0AH	FFFFE3AH	1AH
FFFFE2BH	0BH	FFFFE3BH	1BH
FFFFE2CH	0CH	FFFFE3CH	1CH
FFFFE2DH	0DH	FFFFE3DH	1DH
FFFFE2EH	0EH	FFFFE3EH	1EH
FFFFE2FH	0FH	FFFFE3FH	1FH

(6) Automatic data transfer interval specification register n (ADTIn)

This is an 8-bit register used to specify the interval period between 1-byte transfers during automatic data transfer (CSIMAn.ATEn bit = 1).

Set this register when in master mode (CSIMAn.MASTERn bit = 1) (setting is unnecessary in slave mode). Setting in 1-byte transfer mode (ATEn bit = 0) is also valid. When the interval time specified by the ADTIn register after the end of 1-byte transfer has elapsed, a transmission/reception completion interrupt request signal (INTCSIAn) is output. The number of clocks for the interval can be set to between 0 and 63 clocks. This register can be read or written in 8-bit units. However, when the CSISn.TSFn bit is 1, rewriting the ADTIn register is prohibited.

Reset sets this register to 00H.

After reset: 00H R/W		Address: ADTI0 FFFFD45H, ADTI1 FFFFD55H						
	7	6	5	4	3	2	1	0
ADTIn	0	0	ADTIn5	ADTIn4	ADTIn3	ADTIn2	ADTIn1	ADTIn0
(n = 0, 1)								

The specified interval time is the transfer clock (specified by the BRGCAn register) multiplied by an integer value.

Example When ADTIn register = 03H	
Interval time of 3 clocks	

(7) CSIAn buffer RAM (CSIAnBm)

This area holds transmit/receive data (up to 32 bytes) in automatic transfer mode in 1-byte units.

This register can be read or written in 16-bit units. However, when the higher 8 bits and the lower 8 bits of the CSIAnBm register are used as the CSIAnBmH register and CSIAnBmL register, respectively, these registers can be read or written in 8-bit units.

After automatic transfer is started, only data equal to one byte more than the number of bytes stored in the ADTPn register is transmitted/received in sequence from the CSIAmB0L register.

- Cautions 1. To read the value of the CSIAnBm register after data is written to the register, wait for the duration of more than six clocks of fscka (serial clock set by the CSISn.CKSAn1 and CSISn.CKSAn0 bits) or until data is written to the buffer RAM at another address.
 - 2. When the main clock stops and the CPU operates on the subclock, do not access the CSIAnBm register.

For details, refer to 3.4.8 (1) (b).

Remark n = 0, 1 m = 0 to F

Table 18-4. CSIA0 Buffer RAM

www.DataSheet4U.com

Address	Symbol	R/W	Manipulat	able Bits	After Reset	
	-,		8 16		1	
FFFFE00H	CSIA0B0	R/W		1	Undefined	
FFFFE00H	CSIA0B0L	R/W	V		Undefined	
FFFFE01H	CSIA0B0H	R/W	√ 		Undefined	
FFFFE02H	CSIA0B1	R/W			Undefined	
FFFFE02H	CSIA0B1L	R/W			Undefined	
FFFFE03H	CSIA0B1H	B/W	√		Undefined	
FFFFE04H	CSIA0B2	R/W			Undefined	
FFFFE04H	CSIA0B2L	R/W			Undefined	
FFFFE05H	CSIA0B2H	R/W	V		Undefined	
FFFFE06H	CSIA0B3	R/W	,		Undefined	
FFFFE06H	CSIA0B3L	R/W			Undefined	
FFFFE07H	CSIA0B3H	R/W	V		Undefined	
FFFFE08H	CSIA0B4	R/W	v		Undefined	
FFFFE08H	CSIA0B4L	R/W	√	v	Undefined	
FFFFE09H	CSIA0B4L CSIA0B4H	R/W	√		Undefined	
FFFFE0AH	CSIA0B4H CSIA0B5	R/W	v		Undefined	
FFFFE0AH	CSIA0B5	R/W		V		
			√ √		Undefined	
FFFFE0BH	CSIA0B5H	R/W	N	1	Undefined	
FFFFE0CH	CSIA0B6	R/W	1		Undefined	
FFFFE0CH	CSIA0B6L	R/W	√ /		Undefined	
FFFFE0DH	CSIA0B6H	R/W	V	1	Undefined	
FFFFE0EH	CSIA0B7	R/W			Undefined	
FFFFE0EH	CSIA0B7L	R/W	V		Undefined	
FFFFE0FH	CSIA0B7H	R/W	V		Undefined	
FFFFE10H	CSIA0B8	R/W			Undefined	
FFFFE10H	CSIA0B8L	R/W	V		Undefined	
FFFFFE11H	CSIA0B8H	R/W	\checkmark		Undefined	
FFFFE12H	CSIA0B9	R/W			Undefined	
FFFFE12H	CSIA0B9L	R/W	\checkmark		Undefined	
FFFFE13H	CSIA0B9H	R/W	\checkmark		Undefined	
FFFFE14H	CSIA0BA	R/W		\checkmark	Undefined	
FFFFFE14H	CSIA0BAL	R/W	\checkmark		Undefined	
FFFFE15H	CSIA0BAH	R/W	\checkmark		Undefined	
FFFFE16H	CSIA0BB	R/W		\checkmark	Undefined	
FFFFE16H	CSIA0BBL	R/W	\checkmark		Undefined	
FFFFE17H	CSIA0BBH	R/W	\checkmark		Undefined	
FFFFE18H	CSIA0BC	R/W		\checkmark	Undefined	
FFFFE18H	CSIA0BCL	R/W	\checkmark		Undefined	
FFFFE19H	CSIA0BCH	R/W	\checkmark		Undefined	
FFFFE1AH	CSIA0BD	R/W			Undefined	
FFFFE1AH	CSIA0BDL	R/W	\checkmark		Undefined	
FFFFE1BH	CSIA0BDH	R/W	\checkmark		Undefined	
FFFFE1CH	CSIA0BE	R/W			Undefined	
FFFFE1CH	CSIA0BEL	R/W			Undefined	
FFFFE1DH	CSIA0BEH	R/W	√		Undefined	
FFFFE1EH	CSIA0BF	R/W	,		Undefined	
FFFFE1EH	CSIA0BFL	R/W		,	Undefined	
FFFFE1FH	CSIA0BFH	R/W	√ √		Undefined	

Table 18-5. CSIA1 Buffer RAM

www.DataSheet4U.com

Address	Symbol	R/W	Manipulat	able Bits	After Reset	
	0,		8	16	1	
FFFFE20H	CSIA1B0	R/W		√	Undefined	
FFFFE20H	CSIA1B0L	B/W	√		Undefined	
FFFFE21H	CSIA1B0H	R/W	√ 		Undefined	
FFFFFE22H	CSIA1B1	R/W			Undefined	
FFFFE22H	CSIA1B1L	R/W	√		Undefined	
FFFFE23H	CSIA1B1H	B/W	√ 		Undefined	
FFFFE24H	CSIA1B2	R/W			Undefined	
FFFFE24H	CSIA1B2L	B/W	√		Undefined	
FFFFE25H	CSIA1B2H	R/W	V		Undefined	
FFFFE26H	CSIA1B3	R/W			Undefined	
FFFFE26H	CSIA1B3L	R/W	√		Undefined	
FFFFE27H	CSIA1B3H	R/W	√ √		Undefined	
FFFFFE28H	CSIA1B4	R/W	· · · ·		Undefined	
FFFFE28H	CSIA1B4	R/W	√	v	Undefined	
FFFFE29H	CSIA1B4E	R/W	√ √		Undefined	
FFFFE2AH	CSIA1B4IT	R/W	v		Undefined	
			√	V		
FFFFE2AH	CSIA1B5L	R/W			Undefined	
FFFFFE2BH	CSIA1B5H	R/W	√	1	Undefined	
FFFFE2CH	CSIA1B6	R/W	1		Undefined	
FFFFE2CH	CSIA1B6L	R/W	√ /		Undefined	
FFFFE2DH	CSIA1B6H	R/W	V		Undefined	
FFFFE2EH	CSIA1B7	R/W		\checkmark	Undefined	
FFFFE2EH	CSIA1B7L	R/W	√		Undefined	
FFFFE2FH	CSIA1B7H	R/W			Undefined	
FFFFE30H	CSIA1B8	R/W		\checkmark	Undefined	
FFFFE30H	CSIA1B8L	R/W			Undefined	
FFFFE31H	CSIA1B8H	R/W			Undefined	
FFFFE32H	CSIA1B9	R/W		\checkmark	Undefined	
FFFFE32H	CSIA1B9L	R/W	\checkmark		Undefined	
FFFFE33H	CSIA1B9H	R/W	\checkmark		Undefined	
FFFFE34H	CSIA1BA	R/W		\checkmark	Undefined	
FFFFE34H	CSIA1BAL	R/W	\checkmark		Undefined	
FFFFE35H	CSIA1BAH	R/W	\checkmark		Undefined	
FFFFE36H	CSIA1BB	R/W		\checkmark	Undefined	
FFFFE36H	CSIA1BBL	R/W	\checkmark		Undefined	
FFFFE37H	CSIA1BBH	R/W	\checkmark		Undefined	
FFFFFE38H	CSIA1BC	R/W		\checkmark	Undefined	
FFFFE38H	CSIA1BCL	R/W			Undefined	
FFFFFE39H	CSIA1BCH	R/W			Undefined	
FFFFE3AH	CSIA1BD	R/W			Undefined	
FFFFE3AH	CSIA1BDL	R/W			Undefined	
FFFFE3BH	CSIA1BDH	R/W	√ 		Undefined	
FFFFFE3CH	CSIA1BE	R/W	,		Undefined	
FFFFE3CH	CSIA1BEL	R/W	√	,	Undefined	
FFFFE3DH	CSIA1BEH	R/W	√		Undefined	
FFFFE3EH	CSIA1BEIT	R/W	v		Undefined	
FFFFE3EH	CSIA1BF CSIA1BFL	R/W	√	v	Undefined	
FFFFE3FH	CSIA1BFL CSIA1BFH	R/W	√		Undefined	

18.4 Operation

www.DataSheet4U.com

CSIAn can be used in the following two modes.

- 3-wire serial I/O mode
- 3-wire serial I/O mode with automatic transmit/receive function

18.4.1 3-wire serial I/O mode

The one-byte data transmission/reception is executed in the mode in which the CSIMAn.ATEn bit is cleared to 0. In this mode, communication is executed by using three lines: serial clock (SCKAn), serial data output (SOAn), and serial data input (SIAn) pins.

The 3-wire serial I/O mode is controlled by the following three registers.

- Serial operation mode specification register n (CSIMAn)
- Serial status register n (CSISn)
- Divisor selection register n (BRGCAn)

Remarks 1. For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

2. n = 0, 1

(1) 1-byte transmission/reception communication operation

www.DataSheet4U.com

(a) 1-byte transmission/reception

When the CSIMAn.CSIAEn bit and the CSIMAn.ATEn bit = 1, 0, respectively, if transfer data is written to the SIOAn register, the data is output via the SOA0 pin in synchronization with the \overline{SCKAn} pin falling edge, and then input via the SIAn pin in synchronization with the falling edge of the \overline{SCKAn} pin, and stored in the SIOAn register in synchronization with the rising edge 1 clock later.

Data transmission and data reception can be performed simultaneously.

If only reception is to be performed, transfer can only be started by writing a dummy value to the SIOAn register.

When transfer of 1 byte is complete, a transmission/reception completion interrupt request signal (INTCSIAn) is generated.

In 1-byte transmission/reception, the setting of the CSIMAn.ATMn bit is invalid.

Be sure to read data after confirming that the CSISn.TSFn bit = 0.

Caution Determine the setting procedure of alternate-function pins considering the relationship with the communication partner.






Figure 18-2. 3-Wire Serial I/O Mode Timing

(b) Data format

In the data format, data is changed in synchronization with the SCKAn pin falling edge as shown in Figure 18-3.

The data length is fixed to 8 bits and the data transfer direction can be switched by the specification of the CSIMAn.DIRAn bit.





(c) Switching MSB/LSB as start bit

Figure 18-4 shows the configuration of the SIOAn register and the internal bus. As shown in the figure, MSB/LSB can be read or written in reverse form.

Switching MSB/LSB as the start bit can be specified using the CSIMAn.DIRAn bit.

Start bit switching is realized by switching the bit order for data written to the SIOAn register. The SIOAn register shift order remains unchanged.

Thus, switching between MSB-first and LSB-first must be performed before writing data to the SIOAn register.




Figure 18-4. Transfer Bit Order Switching Circuit

(d) Transfer start

Serial transfer is started by setting transfer data to the SIOAn register when the following two conditions are satisfied.

- CSIAn operation control bit (CSIMAn.CSIAEn) = 1
- Other than during serial communication

Caution If the CSIAEn bit is set to 1 after data is written to the SIOAn register, communication does not start.

Upon termination of 8-bit communication, serial communication automatically stops and the transmission/reception completion interrupt request signal (INTCSIAn) is generated.

18.4.2 3-wire serial I/O mode with automatic transmit/receive function

Up to 32 bytes of data can be transmitted/received without using software in the mode in which the CSIMAn.ATEn bit is set to 1. After communication is started, only data of the set number of bytes stored in RAM in advance can be transmitted, and only data of the set number of bytes can be received and stored in RAM.

The 3-wire serial I/O mode with automatic transmit/receive function is controlled by the following registers.

- Serial operation mode specification register n (CSIMAn)
- Serial status register n (CSISn)
- Serial trigger register n (CSITn)
- Divisor selection register n (BRGCAn)
- Automatic data transfer address point specification register n (ADTPn)
- Automatic data transfer interval specification register n (ADTIn)
- Remarks 1. For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.
 - **2.** n = 0, 1

(1) Automatic transmit/receive data setting

(a) Transmit data setting

- <1> Write transmit data from the least significant address FFFFE00H/FFFFE20H of buffer RAM (up to FFFFE1FH/FFFFE3FH at maximum). The transmit data should be in the order from lower address to higher address.
- <2> Set the ADTPn register to the value obtained by subtracting 1 from the number of transmit data bytes.

(b) Automatic transmission/reception mode setting

- <1> Set the CSIMAn.CSIAEn bit and the CSIMAn.ATEn bit to 11.
- <2> Set the CSIMAn.RXEAn bit and the CSIMAn.TXEAn bit to 11.
- <3> Set a data transfer interval in the ADTIn register.
- <4> Set the CSITn.ATSTAn bit to 1.

The following operations are automatically carried out when (a) and (b) are carried out.

- After the buffer RAM data indicated by the ADTCn register is transferred to the SIOAn register, transmission is carried out (start of automatic transmission/reception).
- The received data is written to the buffer RAM address indicated by the ADTCn register.
- ADTCn register is incremented and the next data transmission/reception is carried out. Data transmission/reception continues until the ADTCn register incremental output matches the set value of the ADTPn register (end of automatic transmission/reception). However, if the CSIMAn.ATMn bit is set to 1 (continuous transfer mode), the ADTCn register is cleared after a match between the ADTPn and ADTCn registers, and then repeated transmission/reception is started.
- When automatic transmission/reception is terminated, the CSISn.TSFn bit is cleared to 0.

Caution Determine the setting procedure of alternate-function pins considering the relationship with the communication partner.

(2) Automatic transmission/reception communication operation

www.DataSheet4U.com

(a) Automatic transmission/reception mode

Automatic transmission/reception can be performed using buffer RAM.

The data stored in the buffer RAM is output from the SOAn pin via the SIOAn register in synchronization with the SCKAn pin falling edge by performing (a) and (b) in (1) Automatic transmit/receive data setting.

The data is then input from the SIAn pin via the SIOAn register in synchronization with the serial clock falling edge of the SCKAn pin and the receive data is stored in the buffer RAM in synchronization with the rising edge 1 clock later.

Data transfer ends if the CSISn.TSFn bit is cleared to 0 when any of the following conditions is met.

- Reset by clearing the CSIMAn.CSIAEn bit to 0
- Transfer of 1 byte is complete by setting the CSITn.ATSTPn bit to 1
- Transfer of the range specified by the ADTPn register is complete

At this time, a transmission/reception completion interrupt request signal (INTCSIAn) is generated except when the CSIAEn bit = 0.

If a transfer is terminated in the middle, transfer starting from the remaining data is not possible. Read the ADTCn register to confirm how much of the data has already been transferred, set the transfer data again, and perform (a) and (b) in **(1)** Automatic transmit/receive data setting.

Figure 18-5 shows the operation timing in automatic transmission/reception mode and Figure 18-6 shows the operation flowchart. Figure 18-7 shows the operation of the buffer RAM when 6 bytes of data are transmitted/received.





Figure 18-5. Automatic Transmission/Reception Mode Operation Timings

www.DataSheet4U.com







In 6-byte transmission/reception (CSIMAn.ATMn bit = 0, CSIMAn.RXEAn bit = 1, CSIMAn.TXEAn bit = 1) in automatic transmission/reception mode, buffer RAM operates as follows.

(i) When transmission/reception operation is started (refer to Figure 18-7 (a).)

When the CSITn.ATSTAn bit is set to 1, transmit data 1 (T1) is transferred from the buffer RAM to the SIOAn register. When transmission of the first byte is completed, receive data 1 (R1) is transferred from the SIOAn register to the buffer RAM, and the ADTCn register is incremented. Then transmit data 2 (T2) is transferred from the buffer RAM to the SIOAn register.


(ii) 4th byte transmission/reception point (refer to Figure 18-7 (b).)

Transmission/reception of the third byte is completed, and transmit data 4 (T4) is transferred from the buffer RAM to the SIOAn register. When transmission of the fourth byte is completed, the receive data 4 (R4) is transferred from the SIOAn register to the buffer RAM, and the ADTCn register is incremented.

(iii) Completion of transmission/reception (refer to Figure 18-7 (c).)

When transmission of the sixth byte is completed, receive data 6 (R6) is transferred from SIOAn register to the buffer RAM, and the transmission/reception completion interrupt request signal (INTCSIAn) is generated.

Figure 18-7. Buffer RAM Operation in 6-Byte Transmission/Reception (in Automatic Transmission/Reception Mode) (1/2)






Figure 18-7. Buffer RAM Operation in 6-Byte Transmission/Reception (in Automatic Transmission/Reception Mode) (2/2)

www.DataSheet4U.com

In this mode, the specified number of 8-bit unit data are transmitted.

(b) Automatic transmission mode

www.DataSheet4U.com

Serial transfer is started when the CSITn.ATSTAn bit is set to 1 while the CSIMAn.CSIAEn, CSIMAn.ATEn, and CSIMAn.TXEAn bits are set to 1.

When the final byte has been transmitted, an interrupt request signal (INTCSIAn) is generated.

Figure 18-8 shows the automatic transmission mode operation timing, and Figure 18-9 shows the operation flowchart. Figure 18-10 shows the operation of the buffer RAM when 6 bytes of data are transmitted.

Figure 18-8. Automatic Transmission Mode Operation Timing

SCKAn	
SOAn	XD7XD6XD5XD4XD3XD2XD1XD0 XD7XD6XD5XD4XD3XD2XD1XD0
INTCSIAn	
TSFn	
Ca	 Because, in the automatic transmission mode, the automatic transmit/receive function reads data from the buffer RAM after 1-byte transmission, an interval is inserted until the next transmission. As the buffer RAM read is performed at the same time as CPU processing, the interval is dependent upon the value of the ADTIn register. When the TSFn bit is cleared, the SOAn pin becomes low level. If CPU access to the buffer RAM conflicts with CSIAn read/write during the interval time, the interval time becomes longer.
Re	emark n = 0, 1




Figure 18-9. Automatic Transmission Mode Flowchart

www.DataSheet4U.com

In 6-byte transmission (CSIMAn.ATMn bit = 0, CSIMAn.RXEAn bit = 0, CSIMAn.TXEAn bit = 1, CSIMAn.ATEn bit = 1) in automatic transmission mode, buffer RAM operates as follows.

(i) When transmission is started (refer to Figure 18-10 (a).)

When the CSITn.ATSTAn bit is set to 1, transmit data 1 (T1) is transferred from the buffer RAM to the SIOAn register. When transmission of the first byte is completed, the ADTCn register is incremented. Then transmit data 2 (T2) is transferred from the buffer RAM to the SIOAn register.


(ii) 4th byte transmission point (refer to Figure 18-10 (b).)

Transmission of the third byte is completed, and transmit data 4 (T4) is transferred from the buffer RAM to the SIOAn register. When transmission of the fourth byte is completed, the ADTCn register is incremented.

(iii) Completion of transmission (refer to Figure 18-10 (c).)

When transmission of the sixth byte is completed, the interrupt request signal (INTCSIAn) is generated, and the TFSn flag is cleared to 0.

Figure 18-10. Buffer RAM Operation in 6-Byte Transmission (in Automatic Transmission Mode) (1/2)






Figure 18-10. Buffer RAM Operation in 6-Byte Transmission (in Automatic Transmission Mode) (2/2)

www.DataSheet4U.com

In this mode, data stored in the buffer RAM is transmitted repeatedly.

(c) Repeat transmission mode


www.DataSheet4U.com

Serial transfer is started when the CSITn.ATSTAn bit is set to 1 while the CSIMAn.CSIAEn, CSIMAn.ATEn, CSIMAn.ATMn, and CSIMAn.TXEAn bits are set to 1.

Unlike the basic transmission mode, after the specified number of bytes has been transmitted, the transmission/reception completion interrupt request signal (INTCSIAn) is not generated, the ADTCn register is reset to 0, and the buffer RAM contents are transmitted again.

The repeat transmission mode operation timing is shown in Figure 18-11, and the operation flowchart in Figure 18-12. Figure 18-13 shows the operation of the buffer RAM when 6 bytes of data are transmitted in the repeat transmission mode.

Figure 18-11. Repeat Transmission Mode Operation Timing






Figure 18-12. Repeat Transmission Mode Flowchart



In 6-byte transmission (CSIMAn.ATMn bit = 1, CSIMAn.RXEAn bit = 0, CSIMAn.TXEAn bit = 1, CSIMAn.ATEn bit = 1) in repeat transmission mode, buffer RAM operates as follows.

(i) When transmission is started (refer to Figure 18-13 (a).)

When the CSITn.ATSTAn bit is set to 1, transmit data 1 (T1) is transferred from the buffer RAM to the SIOAn register. When transmission of the first byte is completed, the ADTCn register is incremented. Then transmit data 2 (T2) is transferred from the buffer RAM to the SIOAn register.

(ii) Upon completion of transmission of 6 bytes (refer to Figure 18-13 (b).)


When transmission of the sixth byte is completed, the interrupt request signal (INTCSIAn) is not generated.

The ADTCn register is reset to 0.

(iii) 7th byte transmission point (refer to Figure 18-13 (c).)

Transmit data 1 (T1) is transferred from the buffer RAM to SIOAn register again. When transmission of the first byte is completed, the ADTCn register is incremented. Then transmit data 2 (T2) is transferred from the buffer RAM to the SIOAn register.

Figure 18-13. Buffer RAM Operation in 6-Byte Transmission (in Repeat Transmission Mode) (1/2)







Figure 18-13. Buffer RAM Operation in 6-Byte Transmission (in Repeat Transmission Mode) (2/2)

www.DataSheet4U.com

(d) Data format

In the data format, data is changed in synchronization with the SCKAn pin falling edge as shown in Figure 18-14.

The data length is fixed to 8 bits and the data transfer direction can be switched by the specification of the CSIMAn.DIRAn bit.





(e) Automatic transmission/reception suspension and restart


Automatic transmission/reception can be temporarily suspended by setting the CSITn.ATSTPn bit to 1. During 8-bit data transfer, the transmission/reception is not suspended. It is suspended upon completion of 8-bit data transfer.

When suspended, the CSISn.TSFn bit is cleared to 0 after transfer of the 8th bit.

To restart automatic transmission/reception, set the CSITn.ATSTAn bit to 1. The remaining data can be transmitted in this way.

- Cautions 1. If the IDLE instruction is executed during automatic transmission/reception, transfer is suspended and the IDLE mode is set if during 8-bit data transfer. When the IDLE mode is cleared, automatic transmission/reception is restarted from the suspended point.
 - 2. When suspending automatic transmission/reception, do not change the operating mode to 3-wire serial I/O mode while the TSFn bit = 1.





To use the I²C bus function, use the P38/SDA0 and P39/SCL0 pins as the serial transmit/receive data I/O pin (SDA0) and serial clock I/O pin (SCL0), respectively, and set them to N-ch open-drain output.

In the V850ES/KG2, one channel of I²C bus is provided.

19.1 Features

The I²C0 has the following two modes.

- Operation stop mode
- I²C (Inter IC) bus mode (multimaster supported)

(1) Operation stop mode

This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.

(2) I²C bus mode (multimaster supported)


This mode is used for 8-bit data transfers with several devices via two lines: a serial clock (SCL0) line and a serial data bus (SDA0) line.

This mode complies with the l²C bus format and the master device can generate "start condition", "address", "transfer direction specification", "data", and "stop condition" data to the slave device, via the serial data bus. The slave device automatically detects these received state and data by hardware. This function can simplify the part of application program that controls the l²C bus.

Since the SCL0 and SDA0 pins are used for N-ch open drain outputs, I²C0 requires pull-up resistors for the serial clock line and the serial data bus line.

Figure 19-1. Block Diagram of I²C0

www.DataSheet4U.com



A serial bus configuration example is shown below.

+VDD +VDD ξ ξ Master CPU1 Master CPU2 Serial data bus SDA SDA Slave CPU2 Slave CPU1 Serial clock SCL SCL Address 1 Address 2 SDA Slave CPU3 SCL Address 3 SDA Slave IC SCL Address 4 : : \approx $\stackrel{}{\sim}$ SDA Slave IC SCL Address N

Figure 19-2. Serial Bus Configuration Example Using I²C Bus

www.DataSheet4U.com

19.2 Configuration

www.DataSheet4U.com

l²C0 includes the following hardware.

Table 19-1.	Configuration of I ² C0
-------------	------------------------------------

Item	Configuration
Registers	IIC shift register 0 (IIC0) Slave address register 0 (SVA0)
Control registers	IIC control register 0 (IICC0) IIC status register 0 (IICS0) IIC flag register 0 (IICCF0) IIC clock selection register 0 (IICCL0) IIC function expansion register 0 (IICX0)

(1) IIC shift register 0 (IIC0)

The IIC0 register is used to convert 8-bit serial data to 8-bit parallel data and to convert 8-bit parallel data to 8bit serial data. The IIC0 register can be used for both transmission and reception.

Write and read operations to the IIC0 register are used to control the actual transmit and receive operations. The IIC0 register can be read or written in 8-bit units.

Reset sets IIC0 to 00H.

(2) Slave address register 0 (SVA0)

The SVA0 register sets local addresses when in slave mode. The SVA0 register can be read or written in 8-bit units. Reset sets SVA0 to 00H.

(3) SO latch

The SO latch is used to retain the SDA0 pin's output level.

(4) Wakeup controller

This circuit generates an interrupt request signal (INTIIC0) when the address received by this register matches the address value set to the SVA0 register or when an extension code is received.

(5) Prescaler

This selects the sampling clock to be used.

(6) Serial clock counter

This counter counts the serial clocks that are output and the serial clocks that are input during transmit/receive operations and is used to verify that 8-bit data was sent or received.

(7) Interrupt request signal generator

This circuit controls the generation of interrupt request signals (INTIIC0). An I^2C interrupt is generated following either of two triggers.

- Falling of the eighth or ninth clock of the serial clock (set by IICC0.WTIM0 bit)
- Interrupt request generated when a stop condition is detected (set by IICC0.SPIE0 bit)

(8) Serial clock controller

In master mode, this circuit generates the clock output via the SCL0 pin from a sampling clock.

www.DataSheet4U.com

(9) Serial clock wait controller

This circuit controls the wait timing.

(10) $\overline{\text{ACK}}$ generator, stop condition detector, start condition detector, and $\overline{\text{ACK}}$ detector

These circuits are used to generate and detect various statuses.

(11) Data hold time correction circuit

This circuit generates the hold time for data corresponding to the falling edge of the serial clock.

(12) Start condition generator

This circuit generates a start condition when the IICC0.STT0 bit is set. However, in the communication reservation disabled status (IICF0.IICRSV0 bit = 1), when the bus is not released (IICF0.IICBSY0 bit = 1), start condition requests are ignored and the IICF0.STCF0 bit is set to 1.

(13) Stop condition generator

A stop condition is generated when the IIC0.SPT0 bit is set (1).

(14) Bus status detector

This circuit detects whether or not the bus is released by detecting start conditions and stop conditions. However, as the bus status cannot be detected immediately following operation, the initial status is set by the IICF0.STCEN0 bit.

19.3 Registers

www.DataSheet4U.com

I²C0 is controlled by the following registers.

- IIC control register 0 (IICC0)
- IIC status register 0 (IICS0)
- IIC flag register 0 (IICF0)
- IIC clock selection register 0 (IICCL0)
- IIC function expansion register 0 (IICX0)

The following registers are also used.

- IIC shift register 0 (IIC0)
- Slave address register 0 (SVA0)

Remark For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions.

(1) IIC control register 0 (IICC0)

The IICC0 register is used to enable/stop I²C0 operations, set wait timing, and set other I²C operations. The IICC0 register can be read or written in 8-bit or 1-bit units. However, set the SPIE0, WTIM0, and ACKE0 bits when the IICE0 bit is 0 or during the wait period. When setting the IICE0 bit from "0" to "1", these bits can also be set at the same time.

Reset sets this register to 00H.

CHAPTER 19 I²C BUS

fter reset	: 00H	R/W	Address: IIC	CO FFFFF	82H				
	<7	7> <6>	<5>	<4>	<3>	<2>	<1>	<0>	-
IICC0	IIC	E0 LREL0	WREL0	SPIE0	WTIM0	ACKE0	STT0	SPT0	
IICE	D			l ² C0 oper	ation enable	/disable spec	ification		
0		Stop operation.	Reset the IIC	S0 register ^{∾•}	¹ . Stop inte	rnal operatior	۱.		
1		Enable operatio	n.						
Be sure	to set t	his bit to 1 when	the SCL0 and	SDA0 lines	are high leve	I.			
Conditio	n for cl	earing (IICE0 bit	= 0)		Cond	lition for settir	ng (IICE0 bit	= 1)	
CleareReset	d by in:	struction			• Set	by instruction	า		
				Exit	from commu	inications			
0	Norm	al operation							
The star are met.	The S The S cleare ndby m stop ce	es include cases SCL0 and SDA0 I STT0, SPT0, IICS ed to 0. ode following exi ondition is detect natch or extension	ines are set to 60.MSTS0, IIC it from commu ed, restart is ir	high impeda S0.EXC0, IIC nications rer	ance. CSO.COIO, IIO mains in effe de.	CS0.TRC0, II	CS0.ACKD0		
		earing (LREL0 bi					g (LREL0 bi	t = 1)	
 An add 	n for cl	פמוווש (בוזבנט טו	,						
 An add Conditio 		cleared after exe			• Set	by instruction			
 An add Conditio Automatic 	atically				Set	by instruction			
 An add Conditio Automa Reset 	atically		ecution			by instruction			
 An add Conditio Automa Reset WREL0 	atically	cleared after exe	ecution		Wait cancella	by instruction			
An add Conditio Automa Reset WREL0 0 1	Note 2	cleared after exe	ecution vait		Wait cancella	by instruction	anceled.	it = 1)	

Notes 1. The IICS0 register, and the IICF0.STCF0, IICF0.IICBSY0, IICCL0.CLD0, and IICCL0.DAD0 bits are reset.

2. This flag's signal is invalid when the IICE0 bit = 0.

Caution If the l^2C0 operation is enabled (IICE0 bit = 1) when the SCL0 line is high level and the SDA0 line is low level, the start condition is detected immediately. To avoid this, after enabling the l^2C0 operation, immediately set the LREL0 bit to 1 with a bit manipulation instruction.

(2/4))	
Sheel	4U.com	

SPIE0 ^{Note}	Enable/disable generation of interrupt request when stop condition is detected						
0	Disable						
1	Enable						
Condition	for clearing (SPIE0 bit = 0)	or clearing (SPIE0 bit = 0) Condition for setting (SPIE0 bit = 1)					
ClearedReset	by instruction	Set by instruction					
WTIM0 ^{Note}	Control of w	ait and interrupt request generation					
0	Interrupt request is generated at the eighth clock's falling edge. Master mode: After output of eight clocks, clock output is set to low level and wait is set. Slave mode: After input of eight clocks, the clock is set to low level and wait is set for master device.						
1	Interrupt request is generated at the ninth clock's falling edge. Master mode: After output of nine clocks, clock output is set to low level and wait is set. Slave mode: After input of nine clocks, the clock is set to low level and wait is set for master device.						
	Slave mode: After input of nine clocks, the ot is generated at the falling of the 9th clock	•					
The setting falling edg inserted a extension	Slave mode: After input of nine clocks, the ot is generated at the falling of the 9th clock g of this bit is valid when the address transfers to the ninth clock during address transfers the falling edge of the ninth clock after \overline{AC} code, a wait is inserted at the falling edge of t	e clock is set to low level and wait is set for master device. during address transfer independently of the setting of this bit. er is completed. When in master mode, a wait is inserted at the . For a slave device that has received a local address, a wait is X is issued. However, when the slave device has received an the eighth clock.					
The setting falling edg inserted a extension Condition	Slave mode: After input of nine clocks, the ot is generated at the falling of the 9th clock g of this bit is valid when the address transfers e of the ninth clock during address transfers t the falling edge of the ninth clock after AC	e clock is set to low level and wait is set for master device. during address transfer independently of the setting of this bit. er is completed. When in master mode, a wait is inserted at the . For a slave device that has received a local address, a wait is X is issued. However, when the slave device has received an					
The setting falling edg inserted a extension Condition • Cleared • Reset	Slave mode: After input of nine clocks, the ot is generated at the falling of the 9th clock g of this bit is valid when the address transfers e of the ninth clock during address transfers t the falling edge of the ninth clock after \overline{AC} code, a wait is inserted at the falling edge of the for clearing (WTIM0 bit = 0) by instruction	e clock is set to low level and wait is set for master device. during address transfer independently of the setting of this bit. er is completed. When in master mode, a wait is inserted at the . For a slave device that has received a local address, a wait is \overline{K} is issued. However, when the slave device has received an the eighth clock. Condition for setting (WTIM0 bit = 1)					
The setting falling edg inserted a extension Condition • Cleared • Reset	Slave mode: After input of nine clocks, the ot is generated at the falling of the 9th clock g of this bit is valid when the address transfers e of the ninth clock during address transfers t the falling edge of the ninth clock after \overline{AC} code, a wait is inserted at the falling edge of the for clearing (WTIM0 bit = 0) by instruction	e clock is set to low level and wait is set for master device. A during address transfer independently of the setting of this bit. er is completed. When in master mode, a wait is inserted at the . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received					
The setting falling edg inserted a extension Condition • Cleared • Reset ACKE0 ^{Note}	Slave mode: After input of nine clocks, the ot is generated at the falling of the 9th clock g of this bit is valid when the address transfers e of the ninth clock during address transfers t the falling edge of the ninth clock after \overline{AC} code, a wait is inserted at the falling edge of the for clearing (WTIM0 bit = 0) by instruction	e clock is set to low level and wait is set for master device. A during address transfer independently of the setting of this bit. er is completed. When in master mode, a wait is inserted at the . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received					
The setting falling edg inserted a extension Condition • Cleared • Reset ACKE0 ^{Note} 0 1 The ACKE	Slave mode: After input of nine clocks, the ot is generated at the falling of the 9th clock g of this bit is valid when the address transfers e of the ninth clock during address transfers the falling edge of the ninth clock after AC code, a wait is inserted at the falling edge of the for clearing (WTIM0 bit = 0) by instruction A Disable acknowledgment. Enable acknowledgment.	e clock is set to low level and wait is set for master device. k during address transfer independently of the setting of this bit. er is completed. When in master mode, a wait is inserted at the . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . Condition for setting (WTIM0 bit = 1) • Set by instruction Acknowledgment control . clock period, the SDA0 line is set to low level. n this case, ACK is generated when the addresses match.					
The setting falling edg inserted a extension Condition • Cleared • Reset ACKE0 ^{Note} 0 1 The ACKE However,	Slave mode: After input of nine clocks, the ot is generated at the falling of the 9th clock g of this bit is valid when the address transfers e of the ninth clock during address transfers the falling edge of the ninth clock after AC code, a wait is inserted at the falling edge of the for clearing (WTIM0 bit = 0) by instruction Disable acknowledgment. Enable acknowledgment. Disting is invalid for address reception.	e clock is set to low level and wait is set for master device. k during address transfer independently of the setting of this bit. er is completed. When in master mode, a wait is inserted at the . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . For a slave device that has received a local address, a wait is . Condition for setting (WTIM0 bit = 1) • Set by instruction Acknowledgment control . clock period, the SDA0 line is set to low level. n this case, ACK is generated when the addresses match.					

(3/4)

bataSheet4U.com

STT0	Star	t condition trigger
0	Do not generate a start condition.	
1	 while the SCL0 line is high level and then the of time has elapsed, the SCL0 line is change. When a third party is communicating When communication reservation function Functions as the start condition reservation function after the bus is released. When communication reservation function 	is enabled (IICF0.IICRSV0 bit = 0) tion flag. When set to 1, automatically generates a star is disabled (IICRSV0 bit = 1) e information set (1) to the STT0 bit is cleared. No star
For maste For maste Cannot t	cleared to 0 and slave has been r	erated normally during the \overrightarrow{ACK} period. Set to 1 during the the ninth clock.
Condition	for clearing (STT0 bit = 0)	Condition for setting (STT0 bit = 1)
reservati Cleared device When th	e STT0 bit is set to 1 in the communication on disabled status when start condition is generated by master e LREL0 bit = 1 (exit from communications) e IICE0 bit = 0 (operation stop)	Set by instruction

(4/4)

ww.DataShee14U.com

SPT0		Stop condition trig	gger			
0	Stop condition	Stop condition is not generated.				
1 Stop condition is generated (termination of master dev After the SDA0 line goes to low level, either set the S goes to high level. Next, after the rated amount of tim low level to high level and a stop condition is generated) line to high level or wait until the SCL0 p			
For master For master • Cannot • The SP ⁻ • When the of eight The WT SPT0 bit	T0 bit can be set ne WTIM0 bit ha clocks, note that TM0 bit should b t should be set t	Cannot be set to 1 during transfer. Can been cleared to 0 and during the wait p reception.	eriod after slave has been notified of fin- normally during the ACK period. Set to f the ninth clock. 9 1 during the wait period that follows output e high-level period of the ninth clock. od following output of eight clocks, and the t of the ninth clock.			
Condition	for clearing (SP	T0 bit = 0)	Condition for setting (SPT0 bit = 1)			
AutomatWhen the	,	ter stop condition is detected (exit from communications)	Set by instruction			

Note Set the SPT0 bit to 1 only in master mode. However, the SPT0 bit must be set to 1 and a stop condition generated before the first stop condition is detected following the switch to operation enable status. For details, refer to **19.14 Cautions**.

Caution When the IICS0.TRC0 bit is set to 1, the WREL0 bit is set to 1 during the ninth clock and wait is canceled, after which the TRC0 bit is cleared to 0 and the SDA0 line is set to high impedance.

Remark The SPT0 bit is 0 if it is read after data setting.

(2) IIC status register 0 (IICS0)

The IICS0 register indicates the status of the I²C0 bus.

The IICS0 register is read-only, in 8-bit or 1-bit units.

However, the IICS0 register can only be read when the IICC0.STT0 bit is 1 or during the wait period. Reset sets this register to 00H.

Caution When the main clock is stopped and the CPU is operating on the subclock, do not access the IICS0 register.

For details, refer to 3.4.8 (1) (b).

	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
IICS0	MSTS0	ALD0	EXC0	COI0	TRC0	ACKD0	STD0	SPD0		
MSTS0	STS0 Master device status									
0	Slava davi	Master device status								
1		vice communi			sialus					
-	for clearing (N			,	Condition to	or setting (MS				
	stop conditior		/			art condition				
 When th stop) Reset 	e IICC0.IICE0) bit changes	from 1 to 0	operation						
		Detection of arbitration loss								
ALD0	This status means either that there was no arbitration or that the arbitration result was a "win".						n result was	a "win".		
ALD0 0	This status indicates the arbitration result was a "loss". The MSTS0 bit is cleared to 0.						cleared to 0.			
	This status	indicates the								
0				Condition for clearing (ALD0 bit = 0) Condition for setting (ALD0 bit = 1) Automatically cleared after the IICS0 register is read ^{Note} • When the arbitration result is a "loss". When the IICE0 bit changes from 1 to 0 (operation stop) • When the arbitration result is a "loss".						

Note This bit is also cleared when a bit manipulation instruction is executed for another bit in the IICS0 register.

(2/3)

ww.DataShee14U.com

EXC0	Detection of extension code reception			
0	Extension code was not received.			
1	Extension code was received.			
Condition	for clearing (EXC0 bit = 0)	Condition for setting (EXC0 bit = 1)		
When aCleared	start condition is detected stop condition is detected by the LREL0 bit = 1 (exit from communications) e IICE0 bit changes from 1 to 0 (operation stop)	• When the higher four bits of the received address data is either "0000" or "1111" (set at the rising edge of the eighth clock).		

COI0	Detection of matching addresses			
0	Addresses do not match.			
1	Addresses match.			
Condition	for clearing (COI0 bit = 0)	Condition for setting (COI0 bit = 1)		
When a s Cleared	start condition is detected stop condition is detected by the LREL0 bit = 1 (exit from communications) e IICE0 bit changes from 1 to 0	• When the received address matches the local address (SVA0 register) (set at the rising edge of the eighth clock).		

TRC0	Detection of transmit/receive status				
0	Receive status (other than transmit status). The SDA0 line is set for high impedance.				
1	Transmit status. The value in the SO latch is enabled for output to the SDA0 line (valid starting at the rising edge of the first byte's ninth clock).				
Condition	Condition for clearing (TRC0 bit = 0) Condition for setting (TRC0 bit = 1)				
 Cleared I When the Cleared I When the Reset Master When "fairection Slave When a set 	stop condition is detected by the LREL0 bit = 1 (exit from communications) e IICE0 bit changes from 1 to 0 (operation stop) by the IICC0.WREL0 bit = 1 ^{Note} (wait release) e ALD0 bit changes from 0 to 1 (arbitration loss) 1" is output to the first byte's LSB (transfer specification bit) start condition is detected used for communication	 Master When a start condition is generated When "0" is output to the first byte's LSB (transfer direction specification bit) Slave When "1" is input in the first byte's LSB (transfer direction specification bit) 			

Note The IICS0.TRC0 bit is cleared to 0 and the SDA0 line become high impedance when the IICC0.WREL0 bit is set to 1 and wait state is released at the ninth clock with the TRC0 bit = 1.

(3/3)

w.DataSheet4U.com

ACKD0	De	etection of ACK
0	ACK was not detected.	
1	ACK was detected.	
Condition f	for clearing (ACKD0 bit = 0)	Condition for setting (ACKD0 bit = 1)
At the risCleared I	stop condition is detected ing edge of the next byte's first clock by the LREL0 bit = 1 (exit from communications) e IICE0 bit changes from 1 to 0 (operation stop)	After the SDA0 pin is set to low level at the rising edge of the SCL0 pin's ninth clock

STD0	Detecti	on of start condition
0	Start condition was not detected.	
1	Start condition was detected. This indicates that	t the address transfer period is in effect
Condition f	or clearing (STD0 bit = 0)	Condition for setting (STD0 bit = 1)
 At the ris address t Cleared b 	stop condition is detected sing edge of the next byte's first clock following rransfer by the LREL0 bit = 1 (exit from communications) e IICE0 bit changes from 1 to 0 (operation stop)	• When a start condition is detected

SPD0	Detecti	on of stop condition
0	Stop condition was not detected.	
1	Stop condition was detected. The master devic	e's communication is terminated and the bus is released.
Condition	for clearing (SPD0 bit = 0)	Condition for setting (SPD0 bit = 1)
clock fol conditior	ising edge of the address transfer byte's first lowing setting of this bit and detection of a start n e IICE0 bit changes from 1 to 0 (operation stop)	When a stop condition is detected

(3) IIC flag register 0 (IICF0)

www.DataSheet4U.com

IICF0 is a register that set the operation mode of I²C0 and indicate the status of the I²C bus. These registers can be read or written in 8-bit or 1-bit units. However, the STCF0 and IICBSY0 bits are readonly.

The IICRSV0 bit can be used to enable/disable the communication reservation function (refer to **19.13 Communication Reservation**).

The STCEN0 bit can be used to set the initial value of the IICBSY0 bit (refer to 19.14 Cautions).

The IICRSV0 and STCEN0 bits can be written only when the operation of I^2C0 is disabled (IICC0.IICE0 bit = 0). When operation is enabled, the IICF0 register can be read.

Reset sets this register to 00H.

	<7>	<6>	5	4	3	2	<1>	<0>	
CF0	STCF0	IICBSY0	0	0	0	0	STCEN0	IICRSV0	
	STCF0				IICC	0.STT0	clear flag		
	0	Generate s	start condi	tion					
	1	Start condi	tion genei	ation unsu	uccessful: c	lear STT	0 flag		
	Condition	n for clearing	(STCF0 I	oit = 0)		Condi	tion for settin	g (STCF0 bit = 1)	
		g by setting he IICE0 bit		bit = 1		STI	0 bit cleared	condition unsuccessful a to 0 when communication sabled (IICRSV0 bit = 1).	on
	IICBSY0				l ² C(0 bus sta	atus flag		
	0	Bus releas	e status (i	nitial comr			nen STCEN0	bit = 1)	
	1	Bus comm	unication	status (init	ial commun	ication s	tatus when S	TCEN0 bit = 0)	
	Condition	n for clearing	(IICBSYC) bit = 0)		Condi	tion for settin	g (IICBSY0 bit = 1)	
		on of stop co he IICE0 bit					ection of star ing of the IIC	t condition E0 bit when the STCEN	0 bit = 0
	STCEN0				Initial	start ena	able trigger		
	1	After opera a stop con		abled (IICI	E0 bit = 1),	enable g	eneration of	a start condition upon de	etection of
		After opera a stop con		abled (IICI	E0 bit = 1),	enable g	eneration of	a start condition without	detecting
	Condition	for clearing	(STCENC) bit = 0)		Condi	tion for settir	ig (STCEN0 bit = 1)	
		on of start co		,		-	ting by instru		
	IICRSV0			Comr	nunication r	eservati	on function d	isable bit	
	0	Enable cor	nmunicati						
	1	Disable co							
	Condition	for clearing				Condi	tion for settin	g (IICRSV0 bit = 1)	
		g by instruct		- /			ing by instruc		
	Reset								

- status when the STCEN0 bit = 1, when generating the first start condition (STT0 bit = 1), it is necessary to verify that no third party communications are in progress in order to prevent such communications from being destroyed.
- 3. Write to the IICRSV0 bit only when the operation is stopped (IICE0 bit = 0).

(4) IIC clock selection register 0 (IICCL0)

The IICCL0 register is used to set the transfer clock for the I²C0 bus.

www.DataSheet4U.com

The IICCL0 register can be read or written in 8-bit or 1-bit units. However, the CLD0 and DAD0 bits are readonly. The SMC0, CL01 and CL00 bits are set in combination with the IICX0.CLX0 bit (refer to **19.3 (6)** I^2C0 transfer clock setting method).

Set the IICCL0 register when the IICC0.IICE0 bit = 0.

Reset sets this register to 00H.

	7	6	<5>	<4>	3	2	1	0
IICCL0	0	0	CLD0	DAD0	SMC0	DFC0	CL01	CL00
CLD0	<u> </u>		Detection of S	SCL0 pin lev	el (valid only v	when IICC0.I	ICE0 bit = 1))
0	The SCL0) pin was det	ected at low I	evel.				
1	The SCL0) pin was det	ected at high	level.				
Condition	for clearing	(CLD0 bit = 0))		Condition for	or setting (CL	D0 bit = 1)	
		s at low leve 0 (operatior			When the	SCL0 pin is a	at high level	
DAD0			Detection	of SDA0 pin	level (valid or	nly when IICE	E0 bit = 1)	
0	The SDA0) pin was de	ected at low	level.				
1	The SDA) pin was de	tected at high	level.				
Condition	for clearing	(DAD0 bit =	0)		Condition for	or setting (DA	.D0 bit = 1)	
		is at low leve operation sto			When the	SDA0 pin is	at high level	
SMC0				Opera	tion mode swi	tching		
0	Operates	in standard ı	node.					
1	Operates	in high-spee	d mode.					
DFC0				Digital f	ilter operation	control		
0	Digital filte	er off.						
1	Digital filte	er on.						
	eed mode, tł	ne transfer c			less of DFC0 node.	bit set/clear.		

(5) IIC function expansion register 0 (IICX0)

These registers set the function expansion of I²C0 (valid only in high-speed mode). These registers can be read or written in 8-bit or 1-bit units. The CLX0 bit is set in combination with the IICCL0.SMC0, IICCL0.CL01, and IICCL0.CL00 bits (refer to **19.3 (6)** I²C0 transfer clock setting method). Set the IICX0 register when the IICC0.IICE0 bit = 0. Reset sets this register to 00H.

After reset: 00	H F	R/W Ad	dress: IICX0	FFFFFD85	4			
	7	6	5	4	3	2	1	<0>
IICX0	0	0	0	0	0	0	0	CLX0

(6) I²C0 transfer clock setting method

The I²C0 transfer clock frequency (fscL) is calculated using the following expression.

 $f_{SCL} = 1/(m \times T + t_R + t_F)$

m = 12, 24, 48, 54, 86, 88, 172, 198 (refer to Table 19-2 Selection Clock Setting.)


T: 1/fxx

tR: SCL0 rise time

tF: SCL0 fall time

For example, the l²C0 transfer clock frequency (fscL) when fxx = 20 MHz, m = 54, $t_R = 200$ ns, and $t_F = 50$ ns is calculated using following expression.

 $f_{SCL} = 1/(54 \times 50 \text{ ns} + 200 \text{ ns} + 50 \text{ ns}) \cong 339 \text{ kHz}$



The selection clock is set using a combination of the IICCL0.SMC0, IICCL0.CL01, and IICCL0.CL00 bits and the IICX0.CLX0 bit.

IICX0		IICCL0		Selection Clock	Transfer Clock	Settable Internal System	Operation Mode
Bit 0	Bit 3	Bit 1	Bit 0		(fxx/m)	Clock Frequency (fxx)	
CLX0	SMC0	CL01	CL00			Range	
0	0	0	0	fxx/2	fxx/88	4.0 MHz to 8.38 MHz	Normal mode
0	0	0	1	fxx/2	fxx/172	8.38 MHz to 16.76 MHz	(SMC0 bit = 0)
0	0	1	0	fxx	fxx/86	4.19 MHz to 8.38 MHz	
0	0	1	1	fxx/3	fxx/198	16.0 MHz to 19.8 MHz	
0	1	0	х	fxx/2	fxx/48	8 MHz to 16.76 MHz	High-speed mode
0	1	1	0	fxx	fxx/24	4 MHz to 8.38 MHz	(SMC0 bit = 1)
0	1	1	1	fxx/3	fxx/54	16 MHz to 20 MHz	
1	0	х	х	Setting prohibited	•		
1	1	0	х	fxx/2	fxx/24	8.00 MHz to 8.38 MHz	High-speed mode
1	1	1	0	fxx	fxx/12	4.00 MHz to 4.19 MHz	(SMC0 bit = 1)
1	1	1	1	Setting prohibited			

Table 19-2. Selection Clock Setting

www.DataSheet4U.com

Remark x: don't care

(7) IIC shift register 0 (IIC0)

The IIC0 shift register is used for serial transmission/reception (shift operations) that is synchronized with the serial clock.

The IIC0 shift register can be read or written in 8-bit units, but data should not be written to the IIC0 shift register during a data transfer.

Access (read/write) the IIC0 shift register only during the wait period. Accessing this register in communication states other than the wait period is prohibited. However, for the master device, the IIC0 shift register can be written once only after the transmission trigger bit (IICC0.STT0 bit) has been set to 1.

When the IIC0 shift register is written during wait, the wait is cancelled and data transfer is started.

Reset sets this register to 00H.

After reset:	00H	R/W	Address: IIC	0 FFFFFD80H	ł				
	7	6	5	4	3	2	1	0	_
IIC0									

(8) Slave address register 0 (SVA0)

The SVA0 register holds the I²C bus's slave addresses.

However, rewriting this register is prohibited when the IICS0.STD0 bit = 1 (start condition detection).

The SVA0 register can be read or written in 8-bit units, but bit 0 is fixed to 0.

Reset sets this register to 00H.

7 6 5 4 3 2 1 0
7 6 5 4 3 2 1 0
SVA0 0

19.4 Functions

www.DataSheet4U.com

19.4.1 Pin configuration

The serial clock pin (SCL0) and serial data bus pin (SDA0) are configured as follows.

SCL0This pin is used for serial clock input and output. This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input. SDA0This pin is used for serial data input and output. This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

Since outputs from the serial clock line and the serial data bus line are N-ch open-drain outputs, an external pull-up resistor is required.





Figure 19-3. Pin Configuration Diagram

19.5 I²C Bus Definitions and Control Methods

The following section describes the l^2C bus's serial data communication format and the status generated by the l^2C bus. The transfer timing for the "start condition", "address", "transfer direction specification", "data", and "stop condition" generated via the l^2C bus's serial data bus is shown below.






The master device generates the start condition, slave address, and stop condition.

ACK can be generated by either the master or slave device (normally, it is generated by the device that receives 8bit data).

The serial clock (SCL0) is continuously output by the master device. However, in the slave device, the SCL0's lowlevel period can be extended and a wait can be inserted.

19.5.1 Start condition

A start condition is met when the SCL0 pin is at high level and the SDA0 pin changes from high level to low level. The start conditions for the SCL0 pin and SDA0 pin are generated when the master device starts a serial transfer to the slave device. Start conditions can be detected when the device is used as a slave.





A start condition is generated when the IICC0.STT0 bit is set to 1 after a stop condition has been detected (IICS0.SPD0 bit = 1). When a start condition is detected, IICS0.STD0 bit is set to 1.

19.5.2 Addresses


The 7 bits of data that follow the start condition are defined as an address.

www.DataSheet4U.com

An address is a 7-bit data segment that is output in order to select one of the slave devices that are connected to the master device via bus lines. Therefore, each slave device connected via the bus lines must have a unique address.

The slave devices include hardware that detects the start condition and checks whether or not the 7-bit address data matches the data values stored in the SVA0 register. If the address data matches the SVA0 values, the slave device is selected and communicates with the master device until the master device generates a start condition or stop condition.

Figure 19-6. Address




The slave address and the eighth bit, which specifies the transfer direction as described in **19.5.3 Transfer direction specification** below, are together written to the IIC0 register and are then output. Received addresses are written to the IIC0 register.

The slave address is assigned to the higher 7 bits of the IIC0 register.

19.5.3 Transfer direction specification

In addition to the 7-bit address data, the master device sends 1 bit that specifies the transfer direction. When this transfer direction specification bit has a value of 0, it indicates that the master device is transmitting data to a slave device. When the transfer direction specification bit has a value of 1, it indicates that the master device is receiving data from a slave device.





19.5.4 ACK

 \overrightarrow{ACK} is used to confirm the serial data status of the transmitting and receiving devices. The receiving device returns \overrightarrow{ACK} for every 8 bits of data it receives. www.DataSheet4U.com

The transmitting device normally receives \overline{ACK} after transmitting 8 bits of data. When \overline{ACK} is returned from the receiving device, the reception is judged as normal and processing continues. The detection of \overline{ACK} is confirmed with the IICS0.ACKD0 bit.

When the master device is the receiving device, after receiving the final data, it does not return \overline{ACK} and generates the stop condition. When the slave device is the receiving device and does not return \overline{ACK} , the master device generates either a stop condition or a restart condition, and then stops the current transmission. Failure to return \overline{ACK} may be caused by the following factors.


- (a) Reception was not performed normally.
- (b) The final data was received.
- (c) The receiving device (slave) does not exist for the specified address.


When the receiving device sets the SDA0 line to low level during the ninth clock, ACK is generated (normal reception).

When the IICC0.ACKE0 bit is set to 1, automatic \overrightarrow{ACK} generation is enabled. Transmission of the eighth bit following the 7 address data bits causes the IICS0.TRC0 bit to be set. Normally, set the ACKE0 bit to 1 for reception (TRC0 bit = 0).

When the slave device is receiving (when TRC0 bit = 0), if the slave device cannot receive data or does not need to receive any more data, clear the ACKE0 bit to 0 to indicate to the master that no more data can be received.

Similarly, when the master device is receiving (when TRC0 bit = 0) and the subsequent data is not needed, clear the ACKE0 bit to 0 to prevent \overline{ACK} from being generated. This notifies the slave device (transmitting device) of the end of the data transmission (transmission stopped).





When the local address is received, ACK is automatically generated regardless of the value of the ACKE0 bit. No ACK is generated if the received address is not a local address (NACK).

When receiving the extension code, set the ACKE0 bit to 1 in advance to generate \overline{ACK} .

The ACK generation method during data reception is based on the wait timing setting, as described by the following.

• When 8-clock wait is selected (IICC0.WTIM0 bit = 0):


ACK is generated at the falling edge of the SCL0n pin's eighth clock if the ACKE0 bit is set to 1 before the wait state cancellation.

• When 9-clock wait is selected (IICC0.WTIM0 bit = 1): \overline{ACK} is generated if the ACKE0 bit is set to 1 in advance.

19.5.5 Stop condition

When the SCL0 pin is at high level, changing the SDA0 pin from low level to high level generates a stop condition. A stop condition is generated when serial transfer from the master device to the slave device has been completed. Stop conditions can be detected when the device is used as a slave.






A stop condition is generated when the IICC0.SPT0 bit is set to 1. When the stop condition is detected, the IICS0.SPD0 bit is set to 1 and the interrupt request signal (INTIIC0) is generated when the IICC0.SPIE0 bit is set to 1.

19.5.6 Wait state

The wait state is used to notify the communication partner that a device (master or slave) is preparing to transmit or receive data (i.e., is in a wait state).

Setting the SCL0 pin to low level notifies the communication partner of the wait status. When wait status has been canceled for both the master and slave devices, the next data transfer can begin.







Figure 19-10. Wait State (2/2)

www.DataSheet4U.com



A wait state is automatically generated after a start condition is generated. Moreover, a wait state is automatically generated depending on the setting of the IICC0.WTIM0 bit.

Normally, when the IICC0.WREL0 bit is set to 1 or when FFH is written to the IIC0 register, the wait status is canceled and the transmitting side writes data to the IIC0 register to cancel the wait status.

The master device can also cancel the wait status via either of the following methods.

- By setting the IICC0.STT0 bit to 1
- By setting the IICC0.SPT0 bit to 1

19.5.7 Wait state cancellation method

In the case of I²C0, wait state can be canceled normally in the following ways.

www.DataSheet4U.com

- By writing data to the IIC0 register
- By setting the IICC0.WREL0 bit to 1 (wait state cancellation)
- By setting the IICC0.STT0 bit to 1 (start condition generation)^{Note}
- By setting the IICC0.SPT0 bit to 1 (stop condition generation)^{№te}

Note Master only

If any of these wait state cancellation actions is performed, I²C0 will cancel wait state and restart communication. When canceling wait state and sending data (including address), write data to the IIC0 register.

To receive data after canceling wait state, or to complete data transmission, set the WREL0 bit to 1.

To generate a restart condition after canceling wait state, set the STT0 bit to 1.

To generate a stop condition after canceling wait state, set the SPT0 bit to 1.

Execute cancellation only once for each wait state.

For example, if data is written to the IIC0 register following wait state cancellation by setting the WREL0 bit to 1, conflict between the SDA0 line change timing and IIC0 register write timing may result in the data output to the SDA0 line may be incorrect.

Even in other operations, if communication is stopped halfway, clearing the IICC0.IICE0 bit to 0 will stop communication, enabling wait state to be cancelled.

If the I²C bus dead-locks due to noise, etc., setting the IICC0.LREL0 bit to 1 causes the communication operation to be exited, enabling wait state to be cancelled.

19.6 I²C Interrupt Request Signals (INTIIC0)

www.DataSheet4U.com

The following shows the value of the IICS0 register at the INTIIC0 interrupt request signal generation timing and at the INTIIC0 signal timing.

- Remark
 ST:
 Start condition

 AD6 to AD0:
 Address
 - R/W:
 Transfer direction specification

 ĀCK:
 Acknowledge


 D7 to D0:
 Data

 SP:
 Stop condition

19.6.1 Master device operation

www.DataSheet4U.com

(1) Start ~ Address ~ Data ~ Data ~ Stop (normal transmission/reception)



(2) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop (restart)

	<1> When W	TIMO b	oit = 0										
				I	ICC0.ST	T0 bit = ↓	1				SPT) bit = 1 ↓	
ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	SP	
				.1	▲ 2	▲3				▲4	▲5	▲6	Δ7
	▲1: IICS	0 registe	er = 100	0X110B									
	▲2: IICS	0 registe	er = 100	DX000B (WTII	M0 bit =	1 ^{Note 1})							
	▲3: IICS	0 registe	er = 100	DXX00B (WTI	M0 bit =	0 ^{Note 2})							
	▲4: IICS	0 registe	er = 100	0X110B									
	▲5: IICS	0 registe	er = 100	DX000B (WTII	M0 bit =	1 ^{Note 3})							
	▲6: IICS	0 registe	er = 100	DXX00B									
	Δ 7: IICS	0 registe	er = 0000	00001B									
	Notes Remar <2> When W	ger 2. Cle 3. To ger *k ▲: Δ: Χ:	ear the N genera neration Alway Gener don't o	of the intern WTIMO bit to ate a stop of of the intern s generated rated only wh	rupt req 0 to m conditio rupt req nen SPI	uest sig ake the on, set uest sig	the WTIM0 gnal (INTIIC0) settings origi the WTIM0 gnal (INTIIC0) = 1). inal. bit to		-	e timing		ie
ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	SP	
				1		▲2				▲3		▲4	Δ5
	▲1: IICS	0 registe	er = 100	0X110B									
	▲2: IICS	0 registe	er = 100	0XX00B									
	▲3: IICS	0 registe	er = 100	0X110B									
	▲4: IICS	0 registe	er = 100	DXX00B									
	Δ 5: IICS	0 registe	er = 0000	00001B									
	Remar	rk ▲: ∆: X:	-	s generated rated only wh care	nen SPI	IE0 bit :	= 1						

(3) Start ~ Code ~ Data ~ Data ~ Stop (extension code transmission)


<1> When WTIM0 bit = 0

								SPIC) bit = ↓	1
S	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	D7 to D0	ĀCK	SF	, ,
-					▲ 1	▲2		▲3	▲4	Δ5
	▲1:	IICS0 register	r = 10102	X110B						
	▲2:	IICS0 register	· = 1010	X000B						
	▲3:	IICS0 register	r = 10102	X000B (WTIM0 bit = 1	^{Note})				
	▲4:	IICS0 register	r = 10102	XX00B						
	Δ5:	IICS0 register	= 00000	0001B						
		X :	don't ca	are						
<2>	Whe	en WTIMO bi	t = 1							
<2> '	Whe	en WTIM0 bi	t = 1					SPTO) bit =	1
								T	↓	-
	Whe ST	en WTIMO bit	t = 1 R/W	ĀCK	D7 to D0	ĀCK	D7 to D0	SPTC ACK	↓ SF	<u>,</u>
	ST	AD6 to AD0	R/W	A	D7 to D0 ▲1		D7 to D0	T	↓	-
	ST ▲1:	AD6 to AD0	R/W	X110B				T	↓ SF	<u>,</u>
	ST ▲1: ▲2:	AD6 to AD0 IICS0 register IICS0 register	R/W r = 1010 r = 1010	X110B X100B				T	↓ SF	<u>,</u>
S	ST ▲1: ▲2: ▲3:	AD6 to AD0 IICS0 register IICS0 register IICS0 register	R/W = 10102 = 10102 = 10102	X110B X100B XX00B				T	↓ SF	<u>,</u>
S	ST ▲1: ▲2: ▲3:	AD6 to AD0 IICS0 register IICS0 register	R/W = 10102 = 10102 = 10102	X110B X100B XX00B				T	↓ SF	<u>,</u>

19.6.2 Slave device operation (when receiving slave address data (address match))

www.DataSheet4U.com

(1) Start ~ Address ~ Data ~ Data ~ Stop



(2) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	SP	
					▲2					3	▲4	l	Δ
	▲1: IICS	0 registe	er = 000	1X110B									
	▲2: IICS	0 registe	er = 000	1X000B									
	▲3: IICS	0 registe	er = 000	1X110B									
	▲4: IICS	0 registe	er = 000	1X000B									
	Δ 5: IICS	0 registe	er = 0000	00001B									
	Remar	′k ≜:	Alway	s generated									
		A .	^	التناجيح المتعامي			-						
		Δ: •		rated only wh	nen SPI	E0 bit	= 1						
			Gener don't	-	nen SPI	E0 bit :	= 1						
	<2> When W	X :	don't	care									
		X: TIMO 6	don't (0it = 1 (care after restart	, addre	ss ma	tch)				T		
ST	<2> When W AD6 to AD0	X :	don't	care				R/W	ĀĊĶ	D7 to D0	ĀĊĶ	SP	
ST	AD6 to AD0	X: 7 TIMO b R/W	don't (bit = 1 (<u>ACK</u>	after restart	, addre	ss ma	tch)	R/W		D7 to D0		SP 4	<u>_</u>
ST	AD6 to AD0	X: TIMO b R/W 0 registe	don't (bit = 1 (<u>ACK</u>	care after restart D7 to D0 1 1X110B	, addre	ss ma ST	tch)	R/W					
ST	AD6 to AD0 ▲1: IICS ▲2: IICS	X: TIMO E R/W 0 registe 0 registe	don't	after restart	, addre	ss ma ST	tch)	R/W					
ST	AD6 to AD0	X: TIMO E R/W 0 registe 0 registe	don't	after restart	, addre	ss ma ST	tch)	R/W					
ST	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS	X: TIMO E R/W 0 registe 0 registe 0 registe 0 registe	don't	after restart	, addre	ss ma ST	tch)	R/W					4
ST	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS	X: TIMO E R/W 0 registe 0 registe 0 registe 0 registe	don't	after restart	, addre	ss ma ST	tch)	R/W					2
ST	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS Δ 5: IICS	X: TIMO E R/W 0 registe 0 registe 0 registe 0 registe	don't f \overline{ACK} ACK	Care after restart D7 to D0 1 1X110B 1XX00B 1X10B 1XX00B 00001B	, addre	ss ma ST	tch)	R/W					2
ST	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS Δ 5: IICS	X: TIMO E R/W 0 registe 0 registe 0 registe 0 registe	don't $don't = 1$ (\overline{ACK} A	after restart	, addre	ss ma ST ▲2	tch) AD6 to AD0	R/W					

(3) Start ~ Address ~ Data ~ Start ~ Code ~ Data ~ Stop

www.DataSheet4U.com

ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ACK	SP	
				1	▲2	I			▲3		▲4		
	▲1: IICS	0 registe	er = 000	1X110B									
	▲2: IICS	0 registe	er = 000	1X000B									
	▲3: IICS	0 registe	er = 001	0X010B									
	▲4: IICS	0 registe	er = 001	0X000B									
	Δ 5: IICS	0 registe	er = 0000	00001B									
	Remai	' k ≜ :	-	s generated									
		Δ :	Gonor	rated only wh	on CDI	EO hit	-						
				-			= 1						
	<2> When W	X:	don't	care				n)					
ST	<2> When W AD6 to AD0	X:	don't	care				n) R/W	ĀĊĶ	D7 to D0	ĀCK	SP	
		X: TIMO b	don't (bit = 1 (ACK	care after restart	, exten	sion co	ode reception	R/W		D7 to D0 ▲4		SP	
		X: TIMO b	don't	after restart	, exten	sion co ST	ode reception	R/W				_	
	AD6 to AD0	X: TIMO b R/W 0 registe	don't d bit = 1 (<u>ACK</u>	care after restart D7 to D0 1 1X110B	, exten	sion co ST	ode reception	R/W				_	
	AD6 to AD0	X: TIMO b R/W 0 registe 0 registe	don't	after restart	, exten	sion co ST	ode reception	R/W				_	
	AD6 to AD0 ▲1: IICS ▲2: IICS	X: TIMO b R/W 0 registe 0 registe 0 registe	don't (it = 1 (<u>ACK</u>	after restart D7 to D0 ↓1 1X110B 1XX00B 0X010B	, exten	sion co ST	ode reception	R/W				_	
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS	X: TIMO b R/W 0 registe 0 registe 0 registe 0 registe	don't	after restart	, exten	sion co ST	ode reception	R/W				_	
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS	X: TTIMO b R/W 0 registe 0 registe 0 registe 0 registe 0 registe	don't	after restart	, exten	sion co ST	ode reception	R/W				_	
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS ▲6: IICS	X: TIMO b R/W 0 registe 0 registe 0 registe 0 registe 0 registe	don't (iit = 1 (\overline{ACK} ar = 000 er = 0010 er = 0010 er = 0010 er = 0010 er = 0010	care after restart D7 to D0 1 1X110B 1X200B 0X010B 0X010B 0X110B 0XX00B 00001B	, exten	sion co ST	ode reception	R/W				_	
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS	X: TIMO b R/W 0 registe 0 registe 0 registe 0 registe 0 registe	don't of \overline{ACK} ACK	after restart	, exten	sion co ST ▲2	AD6 to AD0	R/W				_	

Г

(4) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

www.DataSheet4U.com

.


	<1> When W	TIMO b	oit = 0 (after restart	, addre	ss mis	match (= no	t exten	sion co	ode))			
ST	AD6 to AD0	R/W	ACK	D7 to D0	ĀCK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀĊK	SP	
				1.	▲2					3			Δ
	▲1: IICS	0 registe	er = 000	1X110B									
	▲2: IICS	0 registe	er = 000	1X000B									
	▲3: IICS	0 registe	er = 000	00110B									
	Δ 4: IICS	0 registe	er = 0000	00001B									
	Remar	'k ▲:	Alway	s generated									
		Δ:	Gene	rated only wi	nen SPI	E0 bit =	= 1						
		Δ: X:	Gener don't	-	nen SPI	E0 bit =	= 1						
ST	<2> When W AD6 to AD0	X :	don't	care				t exten	sion co	Dde)) D7 to D0	ĀCK	SP	Ī
		X: TIMO b	don't (bit = 1 (<u>ACK</u>	care after restart	, addre	ss mis	match (= no		ĀCK		ĀCK	SP]
		X: TIMO b R/W	don't (bit = 1 (ĀCK	after restart D7 to D0 ▲1	, addre	ss mis ST	match (= no		ĀCK	D7 to D0	ĀCK	SP]
	AD6 to AD0	X: TIMO b R/W 0 registe	don't	after restart D7 to D0 ▲1 1X110B	, addre	ss mis ST	match (= no		ĀCK	D7 to D0	ĀĊĸ	SP	
	AD6 to AD0	X: TIMO k R/W 0 registe 0 registe	don't - bit = 1 (<u>ACK</u>	after restart	, addre	ss mis ST	match (= no		ĀCK	D7 to D0	ĀĊĶ	SP	
	AD6 to AD0 ▲1: IICS ▲2: IICS	X: TIMO L R/W 0 registe 0 registe 0 registe	don't - bit = 1 (<u>ACK</u> ar = 000 ar = 000 ar = 000	after restart D7 to D0 ▲1 1X110B 1XX00B 00110B	, addre	ss mis ST	match (= no		ĀCK	D7 to D0	ĀĊĸ	SP	
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS	X: TIMO E R/W 0 registe 0 registe 0 registe	don't - bit = 1 (ACK a b a b b c b c c c c c c c c	after restart D7 to D0 ▲1 1X110B 1XX00B 00110B	, addre	ss mis ST	match (= no		ĀCK	D7 to D0	ĀĊK	SP	
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS	X: TIMO E R/W 0 registe 0 registe 0 registe	don't	after restart	addre	ss mis ST ▲2	match (= no AD6 to AD0		ĀCK	D7 to D0	ĀĊĶ	SP	2

19.6.3 Slave device operation (when receiving extension code)

Always under communication when receiving the extension code.

www.DataSheet4U.com

(1) Start ~ Code ~ Data ~ Data ~ Stop



(2) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

	<1> When W	TIMO b	oit = 0 (after restart	, addre	ss mai	ch)						
ST	AD6 to AD0	R/W	ĀĊĸ	D7 to D0	ĀCK	ST	AD6 to AD0	R/W	ĀĊK	D7 to D0	ACK	SP	
			1		▲2					▲3	▲4		Δ5
	▲1: IICS	0 registe	er = 001	0X010B									
	▲2: IICS0 register = 0010X000B												
	▲3: IICS0 register = 0001X110B												
	▲4: IICS	0 registe	er = 000	1X000B									
	Δ 5: IICS	0 registe	er = 000	00001B									
	<2> When W		don't bit = 1 (, addre	ss mat	ch)						
ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ACK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	SP	7
		4	▲ 1 ▲	2		▲3				4		5	Δ6
	▲1: IICS	0 registe	er = 001	0X010B									
	▲2: IICS	0 registe	er = 001	0X110B									
	▲3: IICS	0 registe	er = 001	0XX00B									
	▲4: IICS	0 registe	er = 000	1X110B									
	▲5: IICS	0 registe	er = 000	1XX00B									
	Δ 6: IICS	0 registe	er = 000	00001B									
	Remar	rk ▲:	Alway	s generated									
		Δ:		rated only wh	nen SPI	E0 bit =	= 1						
		X:	don't	care									

(3) Start ~ Code ~ Data ~ Start ~ Code ~ Data ~ Stop

(4) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop


Г

ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	SP	
			1		▲2					3			
	▲1: IICS	0 registe	er = 001	0X010B									
	▲2: IICS	0 registe	er = 001	0X000B									
	▲3: IICS	0 registe	er = 000	00110B									
	Δ 4: IICS	0 registe	er = 0000	00001B									
	Remar	r k ≜ :		s generated									
		Δ :	Gene	rated only wh	nen SPI	E0 bit :	= 1						
	~2> When W		don't		addro	ee mie	match (- not	evten	sion cr	de))			
	<2> When W		oit = 1 (1	ss mis	match (= not			ode))	1		
	<2> When W AD6 to AD0				, addre	ss mis ST	match (= not	t exten R/W	sion co	Dde)) D7 to D0	ĀCK	SP	
	1	TIMO b	it = 1 (after restart	ĀCK		-		ĀCK		ĀĊĸ	SP	
	1	TIMO b	it = 1 (ACK	D7 to D0	ĀCK	ST	-		ĀCK	D7 to D0	ĀĊĸ	SP	
	AD6 to AD0	TIMO b R/W 0 registe	\overrightarrow{ACK} \overrightarrow{ACK} \overrightarrow{ACK} \overrightarrow{ACK} \overrightarrow{ACK} \overrightarrow{ACK}	after restart D7 to D0 ▲2 0X010B	ĀCK	ST	-		ĀCK	D7 to D0	ĀĊĸ	SP	
	AD6 to AD0	TIMO b R/W 0 registe 0 registe	ACK ACK A1 Ar = 001 er = 001	after restart D7 to D0 ▲2 0X010B 0X110B	ĀCK	ST	-		ĀCK	D7 to D0	ACK	SP	
	AD6 to AD0 ▲1: IICS ▲2: IICS	TIMO b R/W 0 registe 0 registe 0 registe	A \overline{ACK} A \overline{ACK} A 1 A \overline{ACK} A 1 A \overline{ACK} A 1 A \overline{ACK} A 1 A \overline{ACK} A $$	D7 to D0 2 0X010B 0X110B 0XX00B	ĀCK	ST	-		ĀCK	D7 to D0	ĀĊĶ	SP	
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS	TIMO b R/W 0 registe 0 registe 0 registe 0 registe	ACK ACK 1 Arr = 001 er = 001	after restart D7 to D0 ▲2 0X010B 0X110B 0XX00B 00110B	ĀCK	ST	-		ĀCK	D7 to D0	ĀĊĶ	SP	
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS	TIMO b R/W 0 registe 0 registe 0 registe 0 registe 0 registe	ACK ACK ACK ar = 0010 ar = 0010 ar = 0010 ar = 0000 ar = 0000	after restart D7 to D0 ▲2 0X010B 0X110B 0XX00B 00110B	ĀCK	ST	-		ĀCK	D7 to D0	ĀĊĶ	SP	
ST	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS	TIMO b R/W 0 registe 0 registe 0 registe 0 registe 0 registe	ACK ACK A ar = 0010 ar = 0010 ar = 0010 ar = 0000 ar = 0000 Alway	after restart	ACK	ST ▲3	AD6 to AD0		ĀCK	D7 to D0	ĀĊĸ	SP	

19.6.4 Operation without communication

www.DataSheet4U.com


(1) Start ~ Code ~ Data ~ Data ~ Stop




19.6.5 Arbitration loss operation (operation as slave after arbitration loss)

When used as master in the multi-master system, check the arbitration result by reading the IICS0.MSTS0 bit for checking arbitration result by each INTIIC0 interrupt occurrence.

(1) When arbitration loss occurs during transmission of slave address data




(2) When arbitration loss occurs during transmission of extension code




19.6.6 Operation when arbitration loss occurs (no communication after arbitration loss)

When used as master in the multi-master system, check the arbitration result by reading the IICS0.MSTS0 bit for checking arbitration result by each INTIIC0 interrupt occurrence.


(1) When arbitration loss occurs during transmission of slave address data



(2) When arbitration loss occurs during transmission of extension code



(3) When arbitration loss occurs during data transfer




(4) When arbitration loss occurs due to restart condition during data transfer

ST	AD6 to AD0	R/W	ĀCK	D7 to Dn	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ACK	SF
				1	•				2		•
	▲1: IICS0 regis	ter = 10	00X110E	3							
	▲2: IICS0 register = 01000110B										
	∆ 3: IICS0 regis	ter = 000	000001E	3							
	-		on't care								
<2> E	2. Extension cod		06 to D	U							
< 2> E St			ACK	D7 to Dn	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	SF
	Extension cod	de	ĀĊĸ		ST	AD6 to AD0	R/W		D7 to D0	ACK	SF
ST	Extension cod	de R/W	ĀĊĶ	D7 to Dn	ST	AD6 to AD0	R/W			ĀĊĸ	SI
ST	Extension coo	de R/₩ ter = 10	ACK 00X110	D7 to Dn 1 3	ST	AD6 to AD0	R/W			ĀĊĸ	SI
ST	AD6 to AD0 ▲1: IICS0 regis ▲2: IICS0 regis IICC0.LREL0 bit	de R/\overline{W} ter = 10 ter = 01 t is set to	ACK 00X110E 10X010E 0 1 by sc	D7 to Dn 1 3 oftware	ST	AD6 to AD0	R/W			ĀĊĶ	SI
ST	AD6 to AD0 ▲1: IICS0 regis ▲2: IICS0 regis	de R/\overline{W} ter = 10 ter = 01 t is set to	ACK 00X110E 10X010E 0 1 by sc	D7 to Dn 1 3 oftware	ST	AD6 to AD0	R/W			ĀĊĸ	SI
ST	AD6 to AD0 ▲1: IICS0 regis ▲2: IICS0 regis IICC0.LREL0 bit	de R/\overline{W} ter = 10 ter = 01 t is set to ter = 000	ACK 00X1108 10X0108 0 1 by sc 0000018	D7 to Dn 1 3 oftware	ST	AD6 to AD0	R/W			ĀĊĶ	SI
ST	AD6 to AD0 ▲1: IICS0 regis ▲2: IICS0 regis IICC0.LREL0 bit Δ 3: IICS0 regist	de R/₩ ter = 10 ter = 01 t is set to ter = 000 ▲: Al	ACK 00X1108 10X0108 0 1 by so 0000018 ways g	D7 to Dn 1 3 oftware			R/W			ĀĊĸ	SI

(5) When arbitration loss occurs due to stop condition during data transfer


ST AD6 to AD0	R/W	ĀCK	D7 to Dn	SP]
			1	1	Δ2
▲1: IICS0 register	= 10002	X110B			
Δ 2: IICS0 register	= 01000	0001B			
Remarks 1.	.: Alwa	avs den	erated		
			only when SF	PIE0 bit	t = 1
	: don'		,		
2. D	n = D6	to D0			

(6) When arbitration loss occurs due to low level of SDA0n pin when attempting to generate a restart condition




(7) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition

www.DataSheet4U.com



(8) When arbitration loss occurs due to low level of SDA0n pin when attempting to generate a stop condition



19.7 Interrupt Request Signal (INTIIC0) Generation Timing and Wait Control

The setting of the IICC0.WTIM0 bit determines the timing by which the INTIIC0 signal is generated and the corresponding wait control, as shown below.

Table 19-3. INTIIC0 Signal Generation Timing and Wait Control

WTIM0 Bit	During	g Slave Device Ope	eration	During	Master Device Op	eration
	Address	Data Reception	Data Transmission	Address	Data Reception	Data Transmission
0	9 ^{Notes 1, 2}	8 ^{Note 2}	8 ^{Note 2}	9	8	8
1	9 ^{Notes 1, 2}	9 ^{Note 2}	9 ^{Note 2}	9	9	9

Notes 1. The slave device's INTIIC0 signal and wait period occurs at the falling edge of the ninth clock only when there is a match with the address set to the SVA0 register.

At this point, ACK is generated regardless of the value set to the IICC0.ACKE0 bit. For a slave device that has received an extension code, the INTIIC0 signal occurs at the falling edge of the eighth clock. When the address does not match after restart, the INTIIC0 signal is generated at the falling edge of the ninth clock, but no wait occurs.

- 2. If the received address does not match the contents of the SVA0 register and extension codes have not been received, neither the INTIICO signal nor a wait occurs.
- **Remark** The numbers in the table indicate the number of the serial clock's clock signals. Interrupt requests and wait control are both synchronized with the falling edge of these clock signals.

(1) During address transmission/reception

- Slave device operation: Interrupt and wait timing are determined depending on the conditions in Notes 1 and 2 above regardless of the WTIM0 bit.
- Master device operation: Interrupt and wait timing occur at the falling edge of the ninth clock regardless of the WTIM0 bit.

(2) During data reception

• Master/slave device operation: Interrupt and wait timing are determined according to the WTIM0 bit.

(3) During data transmission

• Master/slave device operation: Interrupt and wait timing are determined according to the WTIM0 bit.

(4) Wait cancellation method

The four wait cancellation methods are as follows.

www.DataSheet4U.com

- By writing data to the IIC0 register
- By setting the IICC0.WREL0 bit (canceling wait state)
- By setting the IICC0.STT0 bit (generating start condition)^{Note}
- By setting the IICC0.SPT0 bit (generating stop condition)^{Note}

Note Master only

When an 8-clock wait has been selected (WTIM0 bit = 0), whether or not \overline{ACK} has been generated must be determined prior to wait cancellation.

(5) Stop condition detection

The INTIIC0 signal is generated when a stop condition is detected.

19.8 Address Match Detection Method

When in I²C bus mode, the master device can select a particular slave device by transmitting the corresponding slave address.

Address match detection is performed automatically by hardware. An INTIIC0 interrupt request signal occurs when a local address has been set to the SVA0 register and when the address set to the SVA0 register matches the slave address sent by the master device, or when an extension code has been received.

19.9 Error Detection

In I²C bus mode, the status of the serial data bus (SDA0) during data transmission is captured by the IIC0 register of the transmitting device, so the IIC0 register data prior to transmission can be compared with the transmitted IIC0 register data to enable detection of transmission errors. A transmission error is judged as having occurred when the compared data values do not match.

19.10 Extension Code

- (1) When the higher 4 bits of the receive address are either 0000 or 1111, the extension code flag (EXC0) is set for extension code reception and an interrupt request signal (INTIIC0) is issued at the falling edge of the eighth clock. The local address stored in the SVA0 register is not affected.
- (2) If 11110xx0 is set to the SVA0 register by a 10-bit address transfer and 11110xx0 is transferred from the master device, the results are as follows. Note that the INTIIC0 signal occurs at the falling edge of the eighth clock.
 - Higher 4 bits of data match: IICS0.EXC0 bit = 1
 - 7 bits of data match: IICS0.COI0 bit = 1
- (3) Since the processing after the INTIICO signal occurs differs according to the data that follows the extension code, such processing is performed by software. The slave that has received an extension code is always under communication, even if the addresses mismatch.

For example, when operation as a slave is not desired after the extension code is received, set the IICC0.LREL0 bit to 1 and the CPU will enter the next communication wait state.

Slave Address	R/W Bit	Description
0000 000	0	General call address
0000 000	1	Start byte
0000 001	х	CBUS address
0000 010	х	Address that is reserved for different bus format
1111 0xx	х	10-bit slave address specification

Table 19-4. Extension Code Bit Definitions

19.11 Arbitration

www.DataSheet4U.com

When several master devices simultaneously generate a start condition (when the IICC0.STT0 bit is set to 1 before the IICS0.STD0 bit is set to 1), communication among the master devices is performed as the number of clocks is adjusted until the data differs. This kind of operation is called arbitration.

When one of the master devices loses in arbitration, an arbitration loss flag (IICS0.ALD0 bit) is set (1) via the timing by which the arbitration loss occurred, and the SCL0 and SDA0 lines are both set for high impedance, which releases the bus.

The arbitration loss is detected based on the timing of the next interrupt request signal (INTIIC0) (the eighth or ninth clock, when a stop condition is detected, etc.) and the ALD0 bit = 1 setting that has been made by software.

For details of interrupt request timing, refer to 19.6 I²C Interrupt Request Signals (INTIICO).




Figure 19-11. Arbitration Timing Example

Table 19-5. Status During Arbitration and Interrupt Request Generation Timing

www.DataSheet4U.com

Status During Arbitration	Interrupt Request Generation Timing	
During address transmission	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}	
Read/write data after address transmission		
During extension code transmission		
Read/write data after extension code transmission		
During data transmission		
During ACK transfer period after data reception		
When restart condition is detected during data transfer		
When stop condition is detected during data transfer	When stop condition is generated (when IICC0.SPIE0 bit = 1) ^{Note 2}	
When the SDA0 pin is at low level while attempting to generate a restart condition	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}	
When stop condition is detected while attempting to generate a restart condition	When stop condition is generated (when SPIE0 bit = 1) ^{Note 2}	
When the SDA0 pin is at low level while attempting to generate a stop condition	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}	
When the SCL0 pin is at low level while attempting to generate a restart condition		

- **Notes 1.** When the IICC0.WTIM0 bit = 1, an interrupt request occurs at the falling edge of the ninth clock. When the WTIM0 bit = 0 and the extension code's slave address is received, an interrupt request occurs at the falling edge of the eighth clock.
 - 2. When there is a possibility that arbitration will occur, set the SPIE0 bit = 1 for master device operation.

19.12 Wakeup Function

The I²C bus slave function is a function that generates an interrupt request signal (INTIIC0) when a local address or extension code has been received.

This function makes processing more efficient by preventing unnecessary interrupt requests from occurring when addresses do not match.

When a start condition is detected, wakeup standby mode is set. This wakeup standby mode is in effect while addresses are transmitted due to the possibility that an arbitration loss may change the master device (which has generated a start condition) to a slave device.

However, when a stop condition is detected, the IICC0.SPIE0 bit is set regardless of the wake up function, and this determines whether interrupt requests are enabled or disabled.

19.13 Communication Reservation

19.13.1 When communication reservation function is enabled (IICF0.IICRSV0 bit = 0)

To start master device communications when not currently using a bus, a communication reservation can be made to enable transmission of a start condition when the bus is released. There are two modes under which the bus is not used.

- When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released when the IICC0.LREL0 bit was set to "1").

If the IICC0.STT0 bit is set (1) while the bus is not used, a start condition is automatically generated and wait status is set after the bus is released (after a stop condition is detected).

A communication is automatically started as the master by setting the IICC0.SPIE0 bit to 1, detecting the bus release due to an interrupt request (INTIIC0) occurrence (detecting a stop condition), and then writing the address to the IIC0 register. Before detecting a stop condition, data written to the IIC0 register is set to invalid.

When the STT0 bit has been set (1), the operation mode (as start condition or as communication reservation) is determined according to the bus status.

If the bus has been releaseda start condition is generated If the bus has not been released (standby mode)communication reservation

To detect which operation mode has been determined for the STT0 bit, set the STT0 bit (1), wait for the wait period, then check the IICS0.MSTS0 bit.

Wait periods, which should be set via software, are listed in Table 19-6. These wait periods can be set via the settings for the IICX0.CLX0, IICCL0.SMC0, IICCL0.CL01, and IICCL0.CL00 bits.

CLX0	SMC0	CL01	CL00	Selected Clock	Wait Period
0	0	0	0	fxx/2	46 clocks
0	0	0	1	fxx/2	86 clocks
0	0	1	0	fxx	43 clocks
0	0	1	1	fxx/3	102 clocks
0	1	0	1/0	fxx/2	30 clocks
0	1	1	0	fxx	15 clocks
0	1	1	1	fxx/3	36 clocks
1	1	0	1/0	fxx/2	18 clocks
1	1	1	0	fxx	9 clocks

Table 19-6. Wait Periods

The communication reservation timing is shown below.

www.DataSheet4U.com




Figure 19-12. Communication Reservation Timing

Communication reservations are accepted via the following timing. After the IICS0.STD0 bit is set to 1, a communication reservation can be made by setting the IICC0.STT0 bit to 1 before a stop condition is detected.




Figure 19-13. Timing for Accepting Communication Reservations

The communication reservation flowchart is illustrated below.




Figure 19-14. Communication Reservation Flowchart

19.13.2 When communication reservation function is disabled (IICF0.IICRSV0 bit = 1)

When the IICC0.STT0 bit is set when the bus is not used in a communication during bus communication, this request is rejected and a start condition is not generated. The following two statuses are included in the status where bus is not used.

- When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released when the IICC0.LREL0 bit was set to 1)

To confirm whether the start condition was generated or request was rejected, check the IICF0.STCF0 flag. The time shown in Table 19-7 is required until the STCF0 flag is set after setting the STT0 bit = 1. Therefore, secure the time by software.

CL01	CL00	Selected Clock	Wait Period
0	0	fxx/2	6 clocks
0	1	fxx/2	6 clocks
1	0	fxx	3 clocks
1	1	fxx/3	9 clocks

Table 19-7. Wait Periods

19.14 Cautions

www.DataSheet4U.com

(1) When IICF0.STCEN0 bit = 0

Immediately after l^2C0 operation is enabled, the bus communication status (IICF0.IICBSY0 bit = 1) is recognized regardless of the actual bus status. To execute master communication in the status where a stop condition has not been detected, generate a stop condition and then release the bus before starting the master communication.

Use the following sequence for generating a stop condition.

<1> Set the IICCL0 register. <2> Set the IICC0.IICE0 bit. <3> Set the IICC0.SPT0 bit.

(2) When IICF0.STCEN0 bit = 1

Immediately after l^2C0 operation is enabled, the bus released status (IICBSY0 bit = 0) is recognized regardless of the actual bus status. To generate the first start condition (IICC0.STT0 bit = 1), it is necessary to confirm that the bus has been released, so as to not disturb other communications.

- (3) When the IICC0.IICE0 bit of the V850ES/KG2 is set to 1 while communications with other devices are in progress, the start condition may be detected depending on the status of the communication line. Be sure to set the IICC0.IICE0 bit to 1 when the SCL0 and SDA0 lines are high level.
- (4) Determine the operation clock frequency by the IICCL0 and IICX0 registers before enabling the operation (IICC0.IICE0 bit = 1). To change the operation clock frequency, clear the IICC0.IICE0 bit to 0 once.
- (5) After the IICC0.STT0 and IICC0.SPT0 bits have been set to 1, they must not be re-set without being cleared to 0 first.
- (6) If transmission has been reserved, set the IICC0.SPIE0 bit to 1 so that an interrupt request is generated by the detection of a stop condition. After an interrupt request has been generated, the wait state will be released by writing communication data to I²C0, then transferring will begin. If an interrupt is not generated by the detection of a stop condition, transmission will halt in the wait state because an interrupt request was not generated. However, it is not necessary to set the SPIE0 bit to 1 for the software to detect the IICS0.MSTS0 bit.

19.15 Communication Operations

The following shows three operation procedures with the flowchart.

(1) Master operation in single master system

The flowchart when using the V850ES/KG2 as the master in a single master system is shown below. This flowchart is broadly divided into the initial settings and communication processing. Execute the initial settings at startup. If communication with the slave is required, prepare the communication and then execute communication processing.

(2) Master operation in multimaster system

In the l^2C0 bus multimaster system, whether the bus is released or used cannot be judged by the l^2C bus specifications when the bus takes part in a communication. Here, when data and clock are at a high level for a certain period (1 frame), the V850ES/KG2 takes part in a communication with bus released state.

This flowchart is broadly divided into the initial settings, communication waiting, and communication processing. The processing when the V850ES/KG2 looses in arbitration and is specified as the slave is omitted here, and only the processing as the master is shown. Execute the initial settings at startup to take part in a communication. Then, wait for the communication request as the master or wait for the specification as the slave. The actual communication is performed in the communication processing, and it supports the transmission/reception with the slave and the arbitration with other masters.

(3) Slave operation

An example of when the V850ES/KG2 is used as the slave is shown below.

When used as the slave, operation is started by an interrupt. Execute the initial settings at startup, then wait for the INTIIC0 interrupt occurrence (communication waiting). When the INTIIC0 interrupt occurs, the communication status is judged and its result is passed as a flag over to the main processing. By checking the flags, necessary communication processing is performed.

19.15.1 Master operation in single master system

www.DataShe






Figure 19-15. Master Operation in Single Master System

19.15.2 Master operation in multimaster system












Figure 19-16. Master Operation in Multimaster System (3/3)

3. When using the V850ES/KG2 as the slave in the multimaster system, confirm the status using the IICS0 and IICF0 registers for each INTIIC0 interrupt occurrence to determine the next

processing.

19.15.3 Slave operation

The following shows the processing procedure of the slave operation.

www.DataSheet4U.com

Basically, the operation of the slave device is event-driven. Therefore, processing by an INTIIC0 interrupt (processing requiring a significant change of the operation status, such as stop condition detection during communication) is necessary.

The following description assumes that data communication does not support extension codes. Also, it is assumed that the INTIIC0 interrupt servicing performs only status change processing and that the actual data communication is performed during the main processing.




Figure 19-17. Software Outline During Slave Operation

Therefore, the following three flags are prepared so that the data transfer processing can be performed by transmitting these flags to the main processing instead of the INTIICO signal.

(1) Communication mode flag

This flag indicates the following communication statuses.

Clear mode: Data communication not in progress

Communication mode: Data communication in progress (valid address detection stop condition detection, ACK from master not detected, address mismatch)

(2) Ready flag

This flag indicates that data communication is enabled. This is the same status as an INTIIC0 interrupt during normal data transfer. This flag is set in the interrupt processing block and cleared in the main processing block. The ready flag for the first data for transmission is not set in the interrupt processing block, so the first data is transmitted without clearance processing (the address match is regarded as a request for the next data).

(3) Communication direction flag


This flag indicates the direction of communication and is the same as the value of the IICS0.TRC0 bit.

The following shows the operation of the main processing block during slave operation.

Start I²C0 and wait for the communication enabled status. When communication is enabled, perform transfer using the communication mode flag and ready flag (the processing of the stop condition and start condition is performed by interrupts, conditions are confirmed by flags).

For transmission, repeat the transmission operation until the master device stops returning \overline{ACK} . When the master device stops returning \overline{ACK} , transfer is complete.

For reception, receive the required number of data and do not return ACK for the next data immediately after transfer is complete. After that, the master device generates the stop condition or restart condition. This causes exit from communications.





The following shows an example of the processing of the slave device by an INTIIC0 interrupt (it is assumed that no extension codes are used here). During an INTIIC0 interrupt, the status is confirmed and the following steps are executed.

- <1> When a stop condition is detected, communication is terminated.
- <2> When a start condition is detected, the address is confirmed. If the address does not match, communication is terminated. If the address matches, the communication mode is set and wait is released, and operation returns from the interrupt (the ready flag is cleared).
- <3> For data transmission/reception, when the ready flag is set, operation returns from the interrupt while the I²C0 bus remains in the wait status.

Remark <1> to <3> in the above correspond to <1> to <3> in Figure 19-19 Slave Operation Flowchart (2).




Figure 19-19. Slave Operation Flowchart (2)

19.16 Timing of Data Communication

When using I²C bus mode, the master device generates an address via the serial bus to select one of several slave devices as its communication partner.

After outputting the slave address, the master device transmits the IICS0.TRC0 bit that specifies the data transfer direction and then starts serial communication with the slave device.

The IIC0 register's shift operation is synchronized with the falling edge of the serial clock (SCL0 pin). The transmit data is transferred to the SO latch and is output (MSB first) via the SDA0 pin.

Data input via the SDA0 pin is captured by the IIC0 register at the rising edge of the SCL0 pin.

The data communication timing is shown below.









Figure 19-20. Example of Master to Slave Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (1/3)



















Figure 19-21. Example of Slave to Master Communication (When 8-Clock Wait for Master and 9-Clock Wait for Slave Are Selected) (2/3)





CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)


The V850ES/KG2 includes a direct memory access (DMA) controller (DMAC) that executes and controls DMA transfer.

The DMAC controls data transfer between memory and I/O, between memories, or between I/Os based on DMA requests issued by the on-chip peripheral I/O (serial interface, timer/counter, and A/D converter), interrupts from external input pins, or software triggers (memory refers to internal RAM or external memory).

20.1 Features

- 4 independent DMA channels
- Transfer unit: 8/16 bits
- Maximum transfer count: 65,536 (2¹⁶)
- Transfer type: Two-cycle transfer
- Transfer mode: Single transfer mode
- Transfer requests
 - Request by interrupts from on-chip peripheral I/O (serial interface, timer/counter, A/D converter) or interrupts from external input pin
 - Requests by software trigger
- Transfer targets
 - Internal RAM \leftrightarrow Peripheral I/O
 - Peripheral I/O \leftrightarrow Peripheral I/O
 - Internal RAM \leftrightarrow External memory
 - External memory ↔ Peripheral I/O
 - External memory ↔ External memory

20.2 Configuration



20.3 Registers

(1) DMA source address registers 0 to 3 (DSA0 to DSA3)

The DSA0 to DSA3 registers set the DMA source addresses (26 bits each) for DMA channel n (n = 0 to 3). These registers are divided into two 16-bit registers, DSAnH and DSAnL.

These registers can be read or written in 16-bit units.

After rec	at Indefined	R/W Address								
Alter res	After reset: Undefined		DSA0H FFFF082H, DSA1H FFFF08AH,							
			DSA2H FFFFF092H, DSA3H FFFFF09AH,							
			DSA0L FFFFF080H, DSA1L FFFFF088H,							
			DSA2L FFFFF090H, DSA3L FFFFF098H							
	15 14 13	12 11 10	9 8 7 6 5 4 3 2 1 0							
DSAnH (n = 0 to 3)	IRn 0 0	0 0 0 S	An25 SAn24 SAn23 SAn22 SAn21 SAn20 SAn19 SAn18 SAn17 SAn16							
DSAnL	15 14 13		9 8 7 6 5 4 3 2 1 0							
(n = 0 to 3)	SAn15 SAn14 SAn1	13 SAn12 SAn11 SAn10 S	An9 SAn8 SAn7 SAn6 SAn5 SAn4 SAn3 SAn2 SAn1 SAn0							
	IRn	Spe	cification of DMA transfer source							
	0 Ext	ternal memory or or	-chip peripheral I/O							
	1 Inte	nternal RAM								
	SAn25 to Set	t the address (A25 t	o A16) of the DMA transfer source							
		efault value is undef	,							
		0	he next DMA transfer source address is held. completed, the DMA address set first is held.							
		t the address (A15	o A0) of the DMA transfer source							
		default value is undefined).								
		During DMA transfer, the next DMA transfer source address is held. When DMA transfer is completed, the DMA address set first is held.								
Cautions 1. Be sure			-							
		-	at the following timing while DMA is not in progress.							
			rst DMA transfer							
			tion by DCHCn.INITn bit to start of DMA transfer							
	transfer	completion of D	MA transfer (DCHCn.TCn bit = 1) to start of the next							
3. When th	e value of the	ne DSAn register	is read, two 16-bit registers, DSAnH and DSAnL, are							
read. If	reading and u	updating conflic	t, the value being updated may be read (refer to 20.13							
Caution	s).									

(2) DMA destination address registers 0 to 3 (DDA0 to DDA3)

The DDA0 to DDA3 registers set the DMA destination address (26 bits each) for DMA channel n (n = 0 to 3). These registers are divided into two 16-bit registers, DDAnH and DDAnL. These registers can be read or written in 16-bit units.

After reset: Undefined R/W Address: DDA0H FFFF086H, DDA1H FFFF08EH, DA2H FFFFF096H, DDA3H FFFFF09EH, DDA0L FFFF084H, DDA1L FFFF08CH, DDA2L FFFFF094H, DDA3L FFFFF09CH 7 4 15 14 13 12 11 10 9 8 6 5 3 2 1 0 DDAnH IRn 0 0 0 0 0 DAn25 DAn24 DAn23 DAn22 DAn21 DAn20 DAn19 DAn18 DAn17 DAn16 (n = 0 to 3)15 13 12 11 10 9 8 7 6 5 4 3 2 0 14 DDAnL DAn15DAn14DAn13DAn12DAn11DAn10DAn9DAn8DAn7DAn6DAn5DAn4DAn3DAn2DAn1DAn0 (n = 0 to 3)IRn Specification of DMA transfer destination 0 External memory or on-chip peripheral I/O 1 Internal RAM DAn25 to Set an address (A25 to A16) of DMA transfer destination DAn16 (default value is undefined). During DMA transfer, the next DMA transfer destination address is held. When DMA transfer is completed, the DMA transfer source address set first is held. DAn15 to Set an address (A15 to A0) of DMA transfer destination DAn0 (default value is undefined). During DMA transfer, the next DMA transfer destination address is held. When DMA transfer is completed, the DMA transfer source address set first is held. Cautions 1. Be sure to clear bits 14 to 10 of the DDAnH register to 0. 2. Set the DDAnH and DDAnL registers at the following timing while DMA is not in progress. · Period from after reset to start of first DMA transfer Period from after channel initialization by DCHCn.INITn bit to start of DMA transfer • Period from after completion of DMA transfer (DCHCn.TCn bit = 1) to start of the next **DMA transfer** 3. When the value of the DDAn register is read, two 16-bit registers, DDAnH and DDAnL, are read. If reading and updating conflict, a value being updated may be read (refer to 20.13 Cautions).

(3) DMA byte count registers 0 to 3 (DBC0 to DBC3)

The DBC0 to DBC3 registers are 16-bit registers that set the byte transfer count for DMA channel n (n = 0 to 3). These registers hold the remaining transfer count during DMA transfer.

These registers are decremented by 1 per one transfer regardless of the transfer data unit (8/16 bits), and the transfer is terminated if a borrow occurs.

These registers can be read or written in 16-bit units.

DBCn		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(n = 0 to 3)	BCn15BC	Cn14B	Cn13	BCn12	BCn11	BCn10	BCnS	BCn8	BCn7	BCn6	BCn5	BCn4	BCn3	BCn2	BCn1	BCn0
	BCn1	5 to				Byt	e trar	sfer c	ount	settin	g or r	emair	ning			
	BCn	0	byte transfer count during DMA transfer													
	0000)H	Byte transfer count 1 or remaining byte transfer count													
	0001	Н	Byt	te trai	nsfer	count	2 or	remai	ning t	oyte tr	ansfe	er cou	nt			
	:		:	:												
	FFFF	ΞH	Byte transfer count 65,536 (2 ¹⁶) or remaining byte transfer count													
	The	The number of transfer data set first is held when DMA transfer is complete.														
	The	numt	oer o	f tran	sfer	data s	et firs	t is he	eld wh	ien Dl	MA tr	ansfe	r is co	omple	te.	

• Period from after completion of DMA transfer (DCHCn.TCn bit = 1) to start of the next DMA transfer

(4) DMA addressing control registers 0 to 3 (DADC0 to DADC3)

The DADC0 to DADC3 registers are 16-bit registers that control the DMA transfer mode for DMA channel n (n = 0 to 3).

These registers can be read or written in 16-bit units.

Reset input clears these registers to 0000H.

Aft	After reset: 0000H								
				DADC2 F	FFFF0D4	H, DADC3	FFFFF0D	6H	
	15	14	13	12	11	10	9	8	
DADO	Cn O	DSn0	0	0	0	0	0	0	
(n = 0 to			1						
	7 SADn1	6 SADn0	5 DADn1	4 DADn0	3 0	2	1	0	
	SADIT	SADIIU	DADIT	DADIIO	0	0	0	0	
	DSn0	DSn0 Setting of transfer data size							
	0	8 bits							
	1	16 bits							
	SADn1	SADn0	Setting	g of count d	irection of	the transfe	r source a	ddress	
	0	0	Incremen	t					
	0	1	Decreme	nt					
	1	0	0 Fixed						
	1	1	Setting pr	rohibited					
	DADn1	DADn0	Setti	ing of count	direction	of the desti	nation add	ress	
	0	0	Incremen	t					
	0	1	Decreme	nt					
	1	0	Fixed						
	1	1	Setting pr	rohibited					
Cautions 1. Be s	ure to clear b	its 15, 13	to 8, and	3 to 0 of t	the DAD	Cn regist	er to "0".		
2. Set t	he DADCn re	gister at t	the follow	ing timing	g while [OMA is no	t in prog	ress.	
• Pe	riod from afte	er reset to	o start of	first DMA	transfer				
	riod from afte			-					
	riod from aft	er compl	etion of	DMA tran	sfer (DC	HCn.TCn	bit = 1)	to start o	f the next
	A transfer	aifiaa tha	oizo of t	ha tranaf	ar data d	and dooo	not con	tral bua ai	zing If Q
	DSn0 bit spe ata (DSn0 bit				,				Ling. 11 0-
	e transfer dat								d from an
	address. Tra			-		-			
addr	ess aligned to	o 0.							

5. If DMA transfer is executed on an on-chip peripheral I/O register (as the transfer source or destination), be sure to specify the same transfer size as the register size. For example, to execute DMA transfer on an 8-bit register, be sure to specify 8-bit transfer.

(5) DMA channel control registers 0 to 3 (DCHC0 to DCHC3)

The DCHC0 to DCHC3 registers are 8-bit registers that control the DMA transfer operating mode for DMA channel n.

These registers can be read or written in 8-bit or 1-bit units (however, bit 7 is read-only and bits 1 and 2 are write-only. If bit 1 or 2 is read, the read value is always 0).

Reset input clears these registers to 00H.

	<7>	6	5	4	3	<2>	<1>	<0>
DCHCn	TCn ^{Note 1}	0	0	0	0	INITn ^{Note 2}	2 STGn ^{Note 2}	Enn
(n = 0 to 3)								
	TCn ^{Note 1}	TCn ^{Note 1} Status flag indicates whether DMA transfer through DMA channel n has completed or not						
	0	DMA tran	sfer had no	ot complete	d.			
	1	DMA tran	sfer had co	ompleted.				
	It is set to	1 on the l	ast DMA tra	ansfer and	cleared to	0 when it i	s read.	
		When re-setting the DMA transfer status (re-setting the DDAnH, DDAnL, DSAnH, DSAnL, DBCn, and DADCn registers) before DMA transfer is completed (before the TCn bit is set to 1), be sure to initialize the DMA channel. When initializing the DMA controller, however, be sure to observe the procedure described in 20.13 Cautions .						
	STGn ^{Note 2}	 TGn^{Note 2} This is a software startup trigger of DMA transfer. If this bit is set to 1 in the DMA transfer enable state (TCn bit = 0, Enn bit = 1), DMA transfer is started. 						
	Enn	n Setting of whether DMA transfer through DMA channel n is to be enabled or disabled						
			DMA	channel n	is to be e	nabled or d	•	
	0	DMA tran	DMA Isfer disable		is to be e	nabled or d	•	
	0	DMA tran		ed ed			•	

2. When DMA transfer is completed (when a terminal count is generated), the Enn bit is cleared to 0 and then the TCn bit is set to 1. If the DCHCn register is read while its bits are being updated, a value indicating "transfer not completed and transfer is disabled" (TCn bit = 0 and Enn bit = 0) may be read.

(6) DMA trigger factor registers 0 to 3 (DTFR0 to DTFR3)

The DTFR0 to DTFR3 registers are 8-bit registers that control the DMA transfer start trigger via interrupt request signals from on-chip peripheral I/O.

The interrupt request signals set by these registers serve as DMA transfer start factors.

These registers can be read or written in 8-bit units. However, only the DFn bit can be read or written in 1-bit units.

Reset input clears these registers to 00H.

	After res	set: 00H	R/W	Address: [DTFR0 FFF	FF810H.	DTFR1 FF	FFF812H.		
					DTFR2 FFF	<i>,</i>		,		
		<7>	6	5	4	3	2	1	0	
	DTFRn	DFn	0	IFCn5	IFCn4	IFCn3	IFCn2	IFCn1	IFCn0	
	(n = 0 to 3)	= 0 to 3)								
		DFn ^{Note}	DFn ^{Note} DMA transfer request flag							
		0								
		1	DMA tran	nsfer reques	st					
Cautions	 specified as the cause of starting DMA transfer occurs while DMA transfer is disabled. Cautions 1. Set the IFCn5 to IFCn0 bits at the following timing while DMA is not in progress. Period from after reset to start of first DMA transfer Period from after channel initialization by DCHCn.INITn bit to start of DMA transfer Period from after completion of DMA transfer (DCHCn.TCn bit = 1) to start of the next DMA transfer 2. An interrupt request that is generated in the standby mode (IDLE, STOP, or sub-IDLE mode) does not start the DMA transfer cycle (nor is the DFn bit set to 1). 3. If a DMA start factor is selected by the IFCn5 to IFCn0 bits, the DFn bit is set to 1 when an 									
	operation		bled or			-				er the DMA transfer is
Remark	For the IFCn	5 to IFCn() bits, refe	er to Table	20-1 DM	A Start F	actors.			

Table 20-1. DMA Start Factors										
IFCn5	IFCn4	IFCn3	IFCn2	IFCn1	IFCn0	Interrupt Source	0.40.			
0	0	0	0	0	0	DMA request by interrupt disabled				
0	0	0	0	0	1	INTWDTM1				
0	0	0	0	1	0	INTPO				
0	0	0	0	1	1	INTP1				
0	0	0	1	0	0	INTP2				
0	0	0	1	0	1	INTP3				
0	0	0	1	1	0	INTP4				
0	0	0	1	1	1	INTP5				
0	0	1	0	0	0	INTP6	_			
0	0	1	0	0	1	INTTM000	_			
0	0	1	0	1	0	INTTM001	_			
0	0	1	0	1	1	INTTM010				
0	0	1	1	0	0	INTTM011				
0	0	1	1	0	1	INTTM50	4			
0	0	1	1	1	0	INTTM51	4			
0	0	1	1	1	1	INTCSI00	_			
0	1	0	0	0	0	INTCSI01	_			
0	1	0	0	0	1	INTSRE0	_			
0	1	0	0	1	0	INTSR0	_			
0	1	0	0	1	1	INTSTO	_			
0	1	0	1	0	0	INTSRE1	_			
0	1	0	1	0	1	INTSR1	_			
0	1	0	1	1	0	INTST1	_			
0	1	0	1	1	1	INTTMHO	_			
0	1	1	0	0	0	INTTMH1	_			
0	1	1	0	0	1	INTCSIA0	_			
0	1	1	0	1	0	INTIIC0 ^{Note}	_			
0	1	1	0	1	1	INTAD	_			
0	1	1	1	0	0	INTKR	_			
0	1	1	1	0	1	INTWTI	_			
0	1	1	1	1	0	INTWT	_			
0	1	1	1	1	1	INTBRG	-			
1	0	0	0	0	0	INTTM020	-			
1	0	0	0	0	1	INTTM021	4			
1	0	0	0	1	0	INTTM030	-			
1	0	0	0	1	1	INTTM031	-			
1	0	0	1	0	0	INTCSIA1	4			
1	0	1	0	1	0	INTSRE2	-			
1	0	1	0	1	1	INTSR2	-			
1	0	1	1	0	0	INTST2	4			
1	0	1	1	1	1	INTP7	4			
1	1	0	0	0	0	INTTPOOV	4			
1	1	0	0	0	1	INTTPOCC0	-			
1	1	0	0	1	0	INTTP0CC1	4			
		Other that	an above			Setting prohibited				

Table 20-1. DMA Start Factors

Remark n = 0 to 3

20.4 Transfer Targets

Table 20-2 shows the relationship between the transfer targets ($\sqrt{:}$ Transfer enabled, \times : Transfer disabled).

		Transfer Destination								
		Internal ROM	On-Chip Peripheral I/O	Internal RAM	External Memory					
	On-chip peripheral I/O	×	\checkmark	\checkmark	\checkmark					
Source	Internal RAM	×	\checkmark	×	\checkmark					
Sou	External memory	×	\checkmark	\checkmark	\checkmark					
	Internal ROM	×	×	×	×					

Table 20-2. Relationship Between Transfer Targets

Caution The operation is not guaranteed for combinations of transfer destination and source marked with "x" in Table 20-2.

20.5 Transfer Modes

Single transfer is supported as the transfer mode.

In single transfer mode, the bus is released at each byte/halfword transfer. If there is a subsequent DMA transfer request, transfer is performed again once. This operation continues until a terminal count occurs.

When the DMAC has released the bus, if another higher priority DMA transfer request is issued, the higher priority DMA request always takes precedence.

If a new transfer request of the same channel and a transfer request of another channel with a lower priority are generated in a transfer cycle, DMA transfer of the channel with the lower priority is executed after the bus is released to the CPU (the new transfer request of the same channel is ignored in the transfer cycle).

20.6 Transfer Types

www.DataSheet4U.com

As a transfer type, the 2-cycle transfer is supported.

In two-cycle transfer, data transfer is performed in two cycles, a read cycle and a write cycle.

In the read cycle, the transfer source address is output and reading is performed from the source to the DMAC. In the write cycle, the transfer destination address is output and writing is performed from the DMAC to the destination.

An idle cycle of one clock is always inserted between a read cycle and a write cycle. If the data bus width differs between the transfer source and destination for DMA transfer of two cycles, the operation is performed as follows.

<16-bit data transfer>

<1> Transfer from 32-bit bus \rightarrow 16-bit bus

A read cycle (the higher 16 bits are in a high-impedance state) is generated, followed by generation of a write cycle (16 bits).

- <2> Transfer from 16-/32-bit bus to 8-bit bus A 16-bit read cycle is generated once, and then an 8-bit write cycle is generated twice.
- <3> Transfer from 8-bit bus to 16-/32-bit bus An 8-bit read cycle is generated twice, and then a 16-bit write cycle is generated once.
- <4> Transfer between 16-bit bus and 32-bit bus

A 16-bit read cycle is generated once, and then a 16-bit write cycle is generated once.

For DMA transfer executed to an on-chip peripheral I/O register (transfer source/destination), be sure to specify the same transfer size as the register size. For example, for DMA transfer to an 8-bit register, be sure to specify byte (8-bit) transfer.

Remark The bus width of each transfer target (transfer source/destination) is as follows.

- On-chip peripheral I/O: 16-bit bus width
- Internal RAM: 32-bit bus width
- External memory: 8-bit or 16-bit bus width

20.7 DMA Channel Priorities

The DMA channel priorities are fixed as follows.

DMA channel 0 > DMA channel 1 > DMA channel 2 > DMA channel 3

The priorities are checked for every transfer cycle.

20.8 Time Related to DMA Transfer

The time required to respond to a DMA request, and the minimum number of clocks required for DMA transfer are shown below.

Single transfer: DMA response time (<1>) + Transfer source memory access (<2>) + 1^{Note 1} + Transfer destination memory access (<2>)

DN	/A Cycle	Minimum Number of Execution Clocks				
<1> DMA request response	e time	4 clocks (MIN.) + Noise elimination time ^{Note 2}				
<2> Memory access	External memory access	Depends on connected memory.				
	Internal RAM access	2 clocks ^{Note 3}				
	Peripheral I/O register access	3 clocks + Number of wait cycles specified by VSWC register ^{Note 4}				

Notes 1. One clock is always inserted between a read cycle and a write cycle in DMA transfer.

- If an external interrupt (INTPn) is specified as the trigger to start DMA transfer, noise elimination time is added (n = 0 to 7).
- 3. Two clocks are required for a DMA cycle.
- 4. More wait cycles may be necessary for accessing a special register described in 3.4.8 (1) (b).

20.9 DMA Transfer Start Factors

www.DataSheet4U.com

There are two types of DMA transfer start factors, as shown below.

(1) Request by software

If the DCHCn.STGn bit is set to 1 while the DCHCn.TCn bit = 0 and DCHCn.Enn bit = 1 (DMA transfer enabled), DMA transfer is started.

To request the next DMA transfer cycle immediately after that, confirm, by using the DBCn register, that the preceding DMA transfer cycle has been completed, and set the STGn bit to 1 again (n = 0 to 3).

TCn bit = 0, Enn bit = 1 \downarrow STGn bit = 1 ... Starts the first DMA transfer. \downarrow Confirm that the contents of the DBCn register have been updated. STGn bit = 1 ... Starts the second DMA transfer. \downarrow : \downarrow : \downarrow

Generation of terminal count ... Enn bit = 0, TCn bit = 1, and INTDMAn signal is generated.

(2) Request by on-chip peripheral I/O

If an interrupt request is generated from the on-chip peripheral I/O set by the DTFRn register when the TCn bit = 0 and Enn bit = 1 (DMA transfer enabled), DMA transfer is started.

- Cautions 1. Two start factors (software trigger and hardware trigger) cannot be used for one DMA channel. If two start factors are simultaneously generated for one DMA channel, only one of them is valid. The start factor that is valid cannot be identified.
 - 2. A new transfer request that is generated after the preceding DMA transfer request was generated or in the preceding DMA transfer cycle is ignored (cleared).
 - 3. The transfer request interval of the same DMA channel varies depending on the setting of bus wait in the DMA transfer cycle, the start status of the other channels, or the external bus hold request. In particular, as described in Caution 2, a new transfer request that is generated for the same channel before the DMA transfer cycle or during the DMA transfer cycle is ignored. Therefore, the transfer request intervals for the same DMA channel must be sufficiently secured by the system. When the software trigger is used, completion of the DMA transfer cycle that was generated before can be checked by updating the DBCn register.

20.10 DMA Abort Factors

DMA transfer is aborted if a bus hold occurs.

The same applies if transfer is executed between the internal memory/on-chip peripheral I/O and internal memory/on-chip peripheral I/O.

When the bus hold is cleared, DMA transfer is resumed.

20.11 End of DMA Transfer


When DMA transfer has been completed the number of times set to the DBCn register and when the DCHCn.Enn bit is cleared to 0 and TCn bit is set to 1, a DMA transfer end interrupt request signal (INTDMAn) is generated for the interrupt controller (INTC) (n = 0 to 3).

The V850ES/KG2 does not output a terminal count signal to an external device. Therefore, confirm completion of DMA transfer by using the DMA transfer end interrupt or polling the TCn bit.


20.12 Operation Timing

The operation timing of DMA is as follows.

Figure 20-1. Priority of DMA (1)



CHAPTER 20 DMA FUNCTION (DMA CONTROLLER)



Remarks 1. Transfer in the order of DMA0 \rightarrow DMA1 \rightarrow DMA0 (DMA2 is held pending.)

2. In the case of transfer between external memory spaces (multiplex bus, no wait)





Figure 20-3. Period in Which DMA Transfer Request Is Ignored (1)





- <1> DMA0 transfer request
- <2> New DMA0 transfer request is generated during DMA0 transfer.
 - \rightarrow A DMA transfer request of the same channel is ignored during DMA transfer.
- <3> Requests for DMA0 and DMA1 are generated at the same time.
 - \rightarrow DMA0 request is ignored (a DMA transfer request of the same channel during transfer is ignored).
 - \rightarrow DMA1 request is acknowledged.
- <4> Requests for DMA0, DMA1, and DMA2 are generated at the same time.
 - ightarrow DMA1 request is ignored (a DMA transfer request of the same channel during transfer is ignored).
 - \rightarrow DMA0 request is acknowledged according to priority. DMA2 request is held pending (transfer of DMA2 occurs next).

staSheet4U.com

20.13 Cautions

(1) Caution for VSWC register

When using the DMAC, be sure to set an appropriate value, in accordance with the operating frequency, to the VSWC register.

When the default value (77H) of the VSWC register is used, or if an inappropriate value is set to the VSWC register, the operation is not correctly performed (for details of the VSWC register, refer to **3.4.8 (1) (a) System** wait control register (VSWC)).

(2) Caution for DMA transfer executed on internal RAM

When executing the following instructions located in the internal RAM, do not execute a DMA transfer that transfers data to/from the internal RAM (transfer source/destination), because the CPU may not operate correctly afterward.

• Data access instruction to misaligned address located in internal RAM

Conversely, when executing a DMA transfer to transfer data to/from the internal RAM (transfer source/destination), do not execute the above instruction.

(3) Caution for reading DCHCn.TCn bit (n = 0 to 3)

The TCn bit is cleared to 0 when it is read, but it is not automatically cleared to 0 even if it is read at a specific timing. To accurately clear the TCn bit, add the following processing.

(a) When waiting for completion of DMA transfer by polling TCn bit

Confirm that the TCn bit has been set to 1 (after TCn bit = 1 is read), and then read the TCn bit three more times.

(b) When reading TCn bit in interrupt servicing routine Execute reading the TCn bit three times.

(4) DMA transfer initialization procedure (setting DCHCn.INITn bit to 1)

Even if the INITn bit is set to 1 when the channel executing DMA transfer is to be initialized, the channel may not be initialized. To accurately initialize the channel, execute either of the following two procedures.

(a) Temporarily stop transfer of all DMA channels

Initialize the channel executing DMA transfer using the procedure in <1> to <7> below. Note, however, that TCn bit is cleared to 0 when step <5> is executed. Make sure that the other processing programs do not expect that the TCn bit is 1.

- <1> Disable interrupts (DI).
- <2> Read the DCHCn.Enn bit of DMA channels other than the one to be forcibly terminated, and transfer the value to a general-purpose register.
- <3> Clear the Enn bit of the DMA channels used (including the channel to be forcibly terminated) to 0. To clear the Enn bit of the last DMA channel, execute the clear instruction twice. If the target of DMA transfer (transfer source/destination) is the internal RAM, execute the instruction three times.
 - **Example:** Execute instructions in the following order if channels 0, 1, and 2 are used (if the target of transfer is not the internal RAM).
 - Clear DCHC0.E00 bit to 0.
 - Clear DCHC1.E11 bit to 0.
 - Clear DCHC2.E22 bit to 0.
 - Clear DCHC2.E22 bit to 0 again.
- <4> Set the INITn bit of the channel to be forcibly terminated to 1.
- <5> Read the TCn bit of each channel not to be forcibly terminated. If both the TCn bit and the Enn bit read in <2> are 1 (logical product (AND) is 1), clear the saved Enn bit to 0.
- <6> After the operation in <5>, write the Enn bit value to the DCHCn register.
- <7> Enable interrupts (EI).

Caution Be sure to execute step <5> above to prevent illegal setting of the Enn bit of the channels whose DMA transfer has been normally completed between <2> and <3>.

(b) Repeatedly execute setting INITn bit until transfer is forcibly terminated correctly

www.DataSheet4U.com

- <1> Suppress a request from the DMA request source of the channel to be forcibly terminated (stop operation of the on-chip peripheral I/O).
- <2> Check that the DMA transfer request of the channel to be forcibly terminated is not held pending, by using the DTFRn.DFn bit. If a DMA transfer request is held pending, wait until execution of the pending DMA transfer request is completed.
- <3> When it has been confirmed that the DMA request of the channel to be forcibly terminated is not held pending, clear the Enn bit to 0.
- <4> Again, clear the Enn bit of the channel to be forcibly terminated to 0. If the target of transfer for the channel to be forcibly terminated (transfer source/destination) is the internal RAM, execute this operation once more.
- <5> Copy the initial number of transfers of the channel to be forcibly terminated to a general-purpose register.
- <6> Set the INITn bit of the channel to be forcibly terminated to 1.
- <7> Read the value of the DBCn register of the channel to be forcibly terminated, and compare it with the value copied in <5>. If the two values do not match, repeat operations <6> and <7>.
- Remarks 1. When the value of the DBCn register is read in <7>, the initial number of transfers is read if forced termination has been correctly completed. If not, the remaining number of transfers is read.
 - 2. Note that method (b) may take a long time if the application frequently uses DMA transfer for a channel other than the DMA channel to be forcibly terminated.

(5) Procedure of temporarily stopping DMA transfer (clearing Enn bit)

Stop and resume the DMA transfer under execution using the following procedure.

- <1> Suppress a transfer request from the DMA request source (stop the operation of the on-chip peripheral I/O).
- <2> Check the DMA transfer request is not held pending, by using the DFn bit (check if the DFn bit = 0). If a request is held pending, wait until execution of the pending DMA transfer request is completed.
- <3> If it has been confirmed that no DMA transfer request is held pending, clear the Enn bit to 0 (this operation stops DMA transfer).
- <4> Set the Enn bit to 1 to resume DMA transfer.
- <5> Resume the operation of the DMA request source that has been stopped (start the operation of the onchip peripheral I/O).

(6) Memory boundary

The operation is not guaranteed if the address of the transfer source or destination exceeds the area of the DMA target (external memory, internal RAM, or on-chip peripheral I/O) during DMA transfer.

(7) Transferring misaligned data

DMA transfer of misaligned data with a 16-bit bus width is not supported. If an odd address is specified as the transfer source or destination, the least significant bit of the address is forcibly assumed to be 0.

(8) Bus arbitration for CPU

Because the DMA controller has a higher priority bus mastership than the CPU, a CPU access that takes place during DMA transfer is held pending until the DMA transfer cycle is completed and the bus is released to the CPU.

However, the CPU can access the external memory, on-chip peripheral I/O, and internal RAM to/from which DMA transfer is not being executed.

- The CPU can access the internal RAM when DMA transfer is being executed between the external memory and on-chip peripheral I/O.
- The CPU can access the internal RAM and on-chip peripheral I/O when DMA transfer is being executed between the external memory and external memory.

(9) Registers/bits that must not be rewritten during DMA operation

Set the following registers at the following timing when a DMA operation is not under execution. [Registers]

- DSAnH, DSAnL, DDAnH, DDAnL, DBCn, and DADCn registers
- DTFRn.IFCn5 to DTFRn.IFCn0 bits

[Timing of setting]

- Period from after reset to start of the first DMA transfer
- Time after channel initialization to start of DMA transfer
- Period from after completion of DMA transfer (TCn bit = 1) to start of the next DMA transfer

(10) Be sure to set the following register bits to 0.

- Bits 14 to 10 of DSAnH register
- Bits 14 to 10 of DDAnH register
- Bits 15, 13 to 8, and 3 to 0 of DADCn register
- Bits 6 to 3 of DCHCn register

(11) DMA start factor

Do not start two or more DMA channels with the same start factor. If two or more channels are started with the same factor, a DMA channel with a lower priority may be acknowledged earlier than a DMA channel with a higher priority.

(12) Read values of DSAn and DDAn registers

Values in the middle of updating may be read from the DSAn and DDAn registers during DMA transfer (n = 0^{100} to 3).

For example, if the DSAnH register and then the DSAnL register are read when the DMA transfer source address (DSAn register) is 0000FFFFH and the count direction is incremental (DADCn.SAD1 and DADCn.SAD0 bits = 00), the value of the DSAnL register differs as follows, depending on whether DMA transfer is executed immediately after the DSAnH register is read.

(a) If DMA transfer does not occur while DSAn register is read

<1> Read value of DSAnH register: DSAnH register = 0000H <2> Read value of DSAnL register: DSAnL register = FFFFH

(b) If DMA transfer occurs while DSAn register is read

- <1> Read value of DSAnH register: DSAnH register = 0000H
- <2> Occurrence of DMA transfer
- <3> Incrementing DSAn register: DSAn register = 00100000H
- <4> Read value of DSAnL register: DSAnL register = 0000H

21.1 Overview

The V850ES/KG2 is provided with a dedicated interrupt controller (INTC) for interrupt servicing and realize an interrupt function that can service interrupt requests from a total of 50 sources.

An interrupt is an event that occurs independently of program execution, and an exception is an event whose occurrence is dependent on program execution.

The V850ES/KG2 can process interrupt requests from the on-chip peripheral hardware and external sources. Moreover, exception processing can be started by the TRAP instruction (software exception) or by generation of an exception event (fetching of an illegal op code) (exception trap).

21.1.1 Features

	Interrupt Source			V850ES/KG2
Interrupt	Non-maskable	External		1 channel (NMI pin)
function	interrupt	Internal		2 channels (WDT1, WDT2)
	Maskable interrupt	External		8 channels (all edge detection interrupts)
		Internal	WDT1	1 channel
			ТМР	3 channels
			тмо	8 channels
			тмн	2 channels
			TM5	2 channels
			WТ	2 channels
			BRG	1 channel
			UART	9 channels
			CSI0	2 channels
			CSIA	2 channels
			IIC	1 channel
			KR	1 channel
			AD	1 channel
			DMA	4 channels
			Total	39 channels
Exception	Software exception			16 channels (TRAP00H to TRAP0FH)
function				16 channels (TRAP10H to TRAP1FH)
	Exception trap			2 channels (ILGOP/DBG0)

Table 21-1 lists the interrupt/exception sources.

Table 21-1.	Interrupt §	Source List (1/2)
-------------	-------------	-------------------

Туре	Classification	Default Priority	Name	Trigger	Interrupt Source	Exception Code	Handler Address	Restored PC	Interrupt Control Register
Reset	Interrupt	-	RESET	RESET pin input	Pin	0000H	00000000H	Undefined	-
				Internal reset input from WDT1, WDT2	WDT1 WDT2				
Non-	Interrupt	-	NMI	NMI pin valid edge input	Pin	0010H	00000010H	nextPC	-
maskable		_	INTWDT1	WDT1 overflow (when non- maskable interrupt selected)	WDT1	0020H	00000020H	Note 1	-
		-	INTWDT2	WDT2 overflow (when non- maskable interrupt selected)	WDT2	0030H	00000030H	Note 1	-
Software	Exception	-	TRAP0n ^{Note 2}	TRAP instruction	-	004nH ^{№® 2}	00000040H	nextPC	-
exception		-	TRAP1n ^{Note 2}	TRAP instruction	-	005nH ^{Note 2}	00000050H	nextPC	-
Exception trap	Exception	-	ILGOP/ DBG0	Illegal op code/DBTRAP instruction	-	0060H	00000060H	nextPC	-
Maskable	Interrupt	0	INTWDTM1	WDT1 overflow (when interval timer selected)	WDT1	0080H	00000080H	nextPC	WDT1IC
		1	INTP0	INTP0 pin valid edge input	Pin	0090H	00000090H	nextPC	PIC0
		2	INTP1	INTP1 pin valid edge input	Pin	00A0H	000000A0H	nextPC	PIC1
		3	INTP2	INTP2 pin valid edge input	Pin	00B0H	000000B0H	nextPC	PIC2
		4	INTP3	INTP3 pin valid edge input	Pin	00C0H	000000C0H	nextPC	PIC3
		5	INTP4	INTP4 pin valid edge input	Pin	00D0H	000000D0H	nextPC	PIC4
		6	INTP5	INTP5 pin valid edge input	Pin	00E0H	000000E0H	nextPC	PIC5
		7	INTP6	INTP6 pin valid edge input	Pin	00F0H	000000F0H	nextPC	PIC6
		8	INTTM000	TM00 and CR000 match	TM00	0100H	00000100H	nextPC	TM0IC00
		9	INTTM001	TM00 and CR001 match	TM00	0110H	00000110H	nextPC	TM0IC01
		10	INTTM010	TM01 and CR010 match	TM01	0120H	00000120H	nextPC	TM0IC10
		11	INTTM011	TM01 and CR011 match	TM01	0130H	00000130H	nextPC	TM0IC11
		12	INTTM50	TM50 and CR50 match	TM50	0140H	00000140H	nextPC	TM5IC0
		13	INTTM51	TM51 and CR51 match	TM51	0150H	00000150H	nextPC	TM5IC1
		14	INTCSI00	CSI00 transfer completion	CSI00	0160H	00000160H	nextPC	CSI0IC0
		15	INTCSI01	CSI01 transfer completion	CSI01	0170H	00000170H	nextPC	CSI0IC1
		16	INTSRE0	UART0 reception error occurrence	UART0	0180H	00000180H	nextPC	SREIC0
		17	INTSR0	UART0 reception completion	UART0	0190H	00000190H	nextPC	SRIC0
		18	INTST0	UART0 transmission completion	UART0	01A0H	000001AH	nextPC	STIC0

Notes 1. For restoration in the case of INTWDT1 and INTWDT2, refer to 21.10 Cautions.

2. n = 0 to FH

 Table 21-1. Interrupt Source List (2/2)

Туре	Classification	Default Priority	Name	Trigger	Interrupt Source	Exception Code	Handler Address	Restored PC	Interrupt Control Register
Maskable	Interrupt	19	INTSRE1	UART1 reception error occurrence	UART1	01B0H	000001B0H	nextPC	SREIC1
		20	INTSR1	UART1 reception completion	UART1	01C0H	000001C0H	nextPC	SRIC1
		21	INTST1	UART1 transmission completion	UART1	01D0H	000001D0H	nextPC	STIC1
		22	INTTMH0	TMH0 and CMP00/CMP01 match	тмно	01E0H	000001E0H	nextPC	TMHIC0
		23	INTTMH1	TMH1 and CMP10/CMP11 match	TMH1	01F0H	000001F0H	nextPC	TMHIC1
		24	INTCSIA0	CSIA0 transfer completion	CSIA0	0200H	00000200H	nextPC	CSIAIC0
		25	INTIIC0	I ² C0 transfer completion	l ² C0	0210H	00000210H	nextPC	IICICO
		26	INTAD	A/D conversion completion	A/D	0220H	00000220H	nextPC	ADIC
		27	INTKR	Key return interrupt	KR	0230H	00000230H	nextPC	KRIC
		28	INTWTI	Watch timer interval	WТ	0240H	00000240H	nextPC	WTIIC
		29	INTWT	Watch timer reference time	WT	0250H	00000250H	nextPC	WTIC
		30	INTBRG	8-bit counter of prescaler 3 and PRSCM match	Prescaler 3	0260H	00000260H	nextPC	BRGIC
		31	INTTM020	TM02 and CR020 match	TM02	0270H	00000270H	nextPC	TM0IC20
		32	INTTM021	TM02 and CR021 match	TM02	0280H	00000280H	nextPC	TM0IC21
		33	INTTM030	TM03 and CR030 match	TM03	0290H	00000290H	nextPC	TM0IC30
		34	INTTM031	TM03 and CR031 match	TM03	02A0H	000002A0H	nextPC	TM0IC31
		35	INTCSIA1	CSIA1 transfer completion	CSIA1	02B0H	000002B0H	nextPC	CSIAIC1
		41	INTSRE2	UART2 reception error occurrence	UART2	0310H	00000310H	nextPC	SREIC2
		42	INTSR2	UART2 reception completion	UART2	0320H	00000320H	nextPC	SRIC2
		43	INTST2	UART2 transmission completion	UART2	0330H	00000330H	nextPC	STIC2
		44	INTP7	INTP7 pin valid edge input	Pin	0390H	00000390H	nextPC	PIC7
		45	INTTP0OV	TMP0 overflow	TMP	03A0H	000003A0H	nextPC	TPOVIC
		46	INTTP0CC0	TMP0 capture 0/ compare 0 match	TMP	03B0H	000003B0H	nextPC	TPCCIC0
		47	INTTP0CC1	TMP0 capture 1/ compare 1 match	TMP	03C0H	000003C0H	nextPC	TPCCIC1
		48	INTDMA0	DMA0 transfer completion	DMAC	03D0H	000003D0H	nextPC	DMAIC0
		49	INTDMA1	DMA1 transfer completion	DMAC	03E0H	000003E0H	nextPC	DMAIC1
		50	INTDMA2	DMA2 transfer completion	DMAC	03F0H	000003F0H	nextPC	DMAIC2
		51	INTDMA3	DMA3 transfer completion	DMAC	0400H	00000400H	nextPC	DMAIC3

Remarks 1. Default priority: The priority order when two or more maskable interrupt requests with the same priority level are generated at the same time. The highest priority is 0. DataSheet4U.com The priority of non-maskable interrupt request is as follows.

INTWDT2 > INTWDT1 > NMI

- The value of the program counter (PC) saved to EIPC, FEPC, or DBPC when Restored PC: interrupt/exception processing is started. The restored PC when a non-maskable or maskable interrupt is acknowledged while either of the following instructions is being executed does not become nextPC (when an interrupt is acknowledged during the execution of an instruction, the execution of that instruction is stopped and is resumed following completion of interrupt servicing).
 - Load instructions (SLD.B, SLD.BU, SLD.H, SLD.HU, SLD.W)
 - Divide instructions (DIV, DIVH, DIVU, DIVHU)
 - PREPARE, DISPOSE instructions (only when an interrupt occurs before stack pointer update)

nextPC:

The PC value at which processing is started following interrupt/exception processing. 2. The execution address of the illegal op code when an illegal op code exception occurs is calculated

with (Restored PC - 4).

21.2 Non-Maskable Interrupts

www.DataSheet4U.com

Non-maskable interrupt request signals are acknowledged unconditionally, even when interrupts are disabled (DI state). Non-maskable interrupts (NMI) are not subject to priority control and take precedence over all other interrupt request signals.

The following three types of non-maskable interrupt request signals are available in the V850ES/KG2.

- NMI pin input (NMI)
- Non-maskable interrupt request signal (INTWDT1) due to overflow of watchdog timer 1
- Non-maskable interrupt request signal (INTWDT2) due to overflow of watchdog timer 2

There are four choices for the valid edge of an NMI pin, namely: rising edge, falling edge, both edges, and no edge detection.

The non-maskable interrupt request signal (INTWDT1) due to overflow of watchdog timer 1 functions by setting the WDTM1.WDTM14 and WDTM1.WDTM13 bits to 10.

The non-maskable interrupt request signal (INTWDT2) due to overflow of watchdog timer 2 functions by setting the WDTM2.WDM21 and WDTM2.WDM20 bits to 01.

When two or more non-maskable interrupts occur simultaneously, they are processed in a sequence determined by the following priority order (the interrupt request signals with low priority level are ignored).

INTWDT2 > INTWDT1 > NMI

If during NMI processing, an NMI, INTWDT1, or INTWDT2 request signal newly occurs, processing is performed as follows.

(1) If an NMI request signal newly occurs during NMI processing

The new NMI request signal is held pending regardless of the value of the PSW.NP bit. The NMI request signal held pending is acknowledged upon completion of processing of the NMI currently being executed (following RETI instruction execution).

(2) If an INTWDT1 request signal newly occurs during NMI processing

If the NP bit remains set (to 1) during NMI processing, the new INTWDT1 request signal is held pending. The INTWDT1 request signal held pending is acknowledged upon completion of processing of the NMI currently being executed (following RETI instruction execution).

If the NP bit is cleared (to 0) during NMI processing, a newly generated INTWDT1 request signal is executed (NMI processing is interrupted).

(3) If an INTWDT2 request signal newly occurs during NMI processing

A newly generated INTWDT2 request signal is executed regardless of the value of the NP bit (NMI processing is interrupted).

Caution For non-maskable interrupt servicing from non-maskable interrupt request signals (INTWDT1, INTWDT2), refer to 21.10 Cautions.





Figure 21-1. Acknowledging Non-Maskable Interrupt Request Signals (1/2)

Figure 21-1. Acknowledging Non-Maskable Interrupt Request Signals (2/2)



21.2.1 Operation

Upon generation of a non-maskable interrupt request signal, the CPU performs the following processing and transfers control to a handler routine.

- <1> Saves the restored PC to FEPC.
- <2> Saves the current PSW to FEPSW.
- <3> Writes the exception code (0010H, 0020H, 0030H) to the higher halfword (FECC) of ECR.
- <4> Sets the PSW.NP and PSW.ID bits to 1 and clears the PSW.EP bit to 0.
- <5> Loads the handler address (00000010H, 00000020H, 00000030H) of the non-maskable interrupt to the PC and transfers control.

Figure 21-2 shows the servicing flow for non-maskable interrupts.




Figure 21-2. Non-Maskable Interrupt Servicing

21.2.2 Restore

Execution is restored from non-maskable interrupt servicing by the RETI instruction.

www.DataSheet4U.com

(1) In case of NMI

Restore from NMI processing is done with the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

(i) Loads the values of the restored PC and PSW from FEPC and FEPSW, respectively, because the PSW.EP bit and the PSW.NP bit are 0 and 1, respectively.

(ii) Transfers control back to the loaded address of the restored PC and PSW.

Figure 21-3 shows the processing flow of the RETI instruction.




Figure 21-3. RETI Instruction Processing

(2) In case of INTWDT1 and INTWDT2 signals

For non-maskable interrupt servicing by the non-maskable interrupt request signals (INTWDT1, INTWDT2), refer to **21.10 Cautions**.

21.2.3 NP flag

The NP flag is a status flag that indicates that non-maskable interrupt servicing is in progress.

www.DataSheet4U.com

This flag is set when a non-maskable interrupt request has been acknowledged, and masks all non-maskable requests to prevent multiple interrupts.

After rese	et: 0000002	юн									
3	1		8	7	6	5	4	3	2	1	0
PSW		0		NP	EP	ID	SAT	CY	OV	s	Z
	NP	N	MI servicin	g stat	us						
	0	No non-maskable interrupt servicing									
	1	Non-maskable interrupt serving in pr	ogress								

21.3 Maskable Interrupts

www.DataSheet4U.com

Maskable interrupt request signals can be masked by interrupt control registers. The V850ES/KG2 has 47 maskable interrupt sources (refer to **21.1.1 Features**).

If two or more maskable interrupt request signals are generated at the same time, they are acknowledged according to the default priority. In addition to the default priority, eight levels of interrupt priorities can be specified by using the interrupt control registers, allowing programmable priority control.

When an interrupt request signal has been acknowledged, the interrupt disabled (DI) status is set and the acknowledgment of other maskable interrupt request signals is disabled.

When the El instruction is executed in an interrupt servicing routine, the interrupt enabled (El) status is set, which enables acknowledgment of interrupt request signals having a priority higher than that of the interrupt request signal currently in progress. Note that only interrupt request signals with a higher priority have this capability; interrupt request signals with the same priority level cannot be nested.

To use multiple interrupts, it is necessary to save EIPC and EIPSW to memory or a register before executing the EI instruction, and restore EIPC and EIPSW to the original values by executing the DI instruction before the RETI instruction.

When the WDTM1.WDTM14 bit is cleared to 0, the watchdog timer 1 overflow interrupt functions as a maskable interrupt (INTWDTM1).

21.3.1 Operation


If a maskable interrupt request signal is generated, the CPU performs the following processing and transfers control to a handler routine.

<1> Saves the restored PC to EIPC.

- <2> Saves the current PSW to EIPSW.
- <3> Writes an exception code to the lower halfword of ECR (EICC).
- <4> Sets the PSW.ID bit to 1 and clears the PSW.EP bit to 0.
- <5> Loads the corresponding handler address to the PC and transfers control.

The maskable interrupt request signal masked by INTC and the maskable interrupt request signal that occurs while another interrupt is being serviced (when PSW.NP bit = 1 or ID bit = 1) are held pending internally. When the interrupts are unmasked, or when the NP bit = 0 and the ID bit = 0 by using the RETI and LDSR instructions, a new maskable interrupt servicing is started in accordance with the priority of the pending maskable interrupt request signal.

Figure 21-4 shows the servicing flow for maskable interrupts.





21.3.2 Restore

www.DataSheet4U.com

When the RETI instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

- (1) Loads the values of the restored PC and PSW from EIPC and EIPSW because the PSW.EP bit and the PSW.NP bit are both 0.
- (2) Transfers control back to the loaded address of the restored PC and PSW.

Execution is restored from maskable interrupt servicing by the RETI instruction.

Figure 21-5 shows the processing flow of the RETI instruction.




Figure 21-5. RETI Instruction Processing


21.3.3 Priorities of maskable interrupts


INTC provides a multiple interrupt servicing in which an interrupt can be acknowledged while another interrupt is being serviced. Multiple interrupts can be controlled by priority levels.


There are two types of priority level control: control based on the default priority levels, and control based on the programmable priority levels specified by the interrupt priority level specification bit (xxICn.xxPRn bit). When two or more interrupts having the same priority level specified by xxPRn are generated at the same time, interrupts are serviced in order depending on the priority level allocated to each interrupt request (default priority level) beforehand. For more information, refer to **Table 21-1 Interrupt Source List**. Programmable priority control divides interrupt requests into eight levels by setting the priority level specification flag.

Note that when an interrupt request signal is acknowledged, the PSW.ID flag is automatically set (1). Therefore, when multiple interrupts are to be used, clear (0) the ID flag beforehand (for example, by placing the EI instruction into the interrupt service program) to enable interrupts.

- Remark xx: Identifying name of each peripheral unit (refer to Table 21-2 Interrupt Control Registers (xxICn))
 - n: Peripheral unit number (refer to Table 21-2 Interrupt Control Registers (xxICn))











Figure 21-7. Example of Servicing Simultaneously Generated Interrupt Request Signals





21.3.4 Interrupt control register (xxICn)

An interrupt control register is assigned to each maskable interrupt and sets the control conditions for each maskable interrupt request.

The interrupt control registers can be read or written in 8-bit or 1-bit units.

Reset sets xxICn to 47H.

Caution Be sure to read the xxICn.xxIFn bit while interrupts are disabled (DI). If the xxIFn bit is read while interrupts are enabled (EI), an incorrect value may be read if there is a conflict between acknowledgment of the interrupt and reading of the bit.

	<7>	<6>	5	4	3	2	1	0			
xxlCn	xxlFn	xxMKn	0	0	0	xxPRn2	xxPRn1	xxPRn0			
	xxlFn			Interr	upt reque	st flag ^{Note}					
	0	Interrupt	request not								
	1		request gei	•	-						
	xxMKn		Interrupt mask flag								
	0	Enables i	ables interrupt servicing								
	1	Disables	Disables interrupt servicing (pending)								
	xxPRn2	xxPRn1	xxPRn0		Interrupt	priority spec	ification bi	t			
	0	0	0	Specifies	s level 0 (ł	nighest)					
	0	0	1	Specifies	s level 1						
	0	1	0	Specifies	s level 2						
	0	1	1	Specifies	s level 3						
	1	0	0	Specifies	s level 4						
	1	0	1	Specifies	s level 5						
	1	1	0	Specifies	s level 6						
	1	1	1	Specifies	s level 7 (l	owest)					

Following tables list the addresses and bits of the interrupt control registers.

Table 21-2. Interrupt Control Registers (xxICn) (1/2)

Address	Register				Bi	its			
	-	<7>	<6>	5	4	3	2	1	0
FFFFF110H	WDT1IC	WDT1IF	WDT1MK	0	0	0	WDT1PR2	WDT1PR1	WDT1PR0
FFFFF112H	PIC0	PIF0	PMK0	0	0	0	PPR02	PPR01	PPR00
FFFFF114H	PIC1	PIF1	PMK1	0	0	0	PPR12	PPR11	PPR10
FFFFF116H	PIC2	PIF2	PMK2	0	0	0	PPR22	PPR21	PPR20
FFFFF118H	PIC3	PIF3	PMK3	0	0	0	PPR32	PPR31	PPR30
FFFFF11AH	PIC4	PIF4	PMK4	0	0	0	PPR42	PPR41	PPR40
FFFFF11CH	PIC5	PIF5	PMK5	0	0	0	PPR52	PPR51	PPR50
FFFFF11EH	PIC6	PIF6	PMK6	0	0	0	PPR62	PPR61	PPR60
FFFFF120H	TM0IC00	TM0IF00	TM0MK00	0	0	0	TM0PR002	TM0PR001	TM0PR000
FFFFF122H	TM0IC01	TM0IF01	TM0MK01	0	0	0	TM0PR012	TM0PR011	TM0PR010
FFFFF124H	TM0IC10	TM0IF10	TM0MK10	0	0	0	TM0PR102	TM0PR101	TM0PR100
FFFFF126H	TM0IC11	TM0IF11	TM0MK11	0	0	0	TM0PR112	TM0PR111	TM0PR110
FFFFF128H	TM5IC0	TM5IF0	TM5MK0	0	0	0	TM5PR02	TM5PR01	TM5PR00
FFFFF12AH	TM5IC1	TM5IF1	TM5MK1	0	0	0	TM5PR12	TM5PR11	TM5PR10
FFFFF12CH	CSI0IC0	CSI0IF0	CSI0MK0	0	0	0	CSI0PR02	CSI0PR01	CSI0PR00
FFFFF12EH	CSI0IC1	CSI0IF1	CSI0MK1	0	0	0	CSI0PR12	CSI0PR11	CSI0PR10
FFFFF130H	SREIC0	SREIF0	SREMK0	0	0	0	SREPR02	SREPR01	SREPR00
FFFFF132H	SRIC0	SRIF0	SRMK0	0	0	0	SRPR02	SRPR01	SRPR00
FFFFF134H	STIC0	STIF0	STMK0	0	0	0	STPR02	STPR01	STPR00
FFFFF136H	SREIC1	SREIF1	SREMK1	0	0	0	SREPR12	SREPR11	SREPR10
FFFFF138H	SRIC1	SRIF1	SRMK1	0	0	0	SRPR12	SRPR11	SRPR10
FFFFF13AH	STIC1	STIF1	STMK1	0	0	0	STPR12	STPR11	STPR10
FFFFF13CH	TMHIC0	TMHIF0	ТМНМК0	0	0	0	TMHPR02	TMHPR01	TMHPR00
FFFFF13EH	TMHIC1	TMHIF1	TMHMK1	0	0	0	TMHPR12	TMHPR11	TMHPR10
FFFFF140H	CSIAIC0	CSIAIF0	CSIAMK0	0	0	0	CSIAPR02	CSIAPR01	CSIAPR00
FFFFF142H	IICIC0	IICIF0	IICMK0	0	0	0	IICPR02	IICPR01	IICPR00
FFFFF144H	ADIC	ADIF	ADMK	0	0	0	ADPR2	ADPR1	ADPR0
FFFFF146H	KRIC	KRIF	KRMK	0	0	0	KRPR2	KRPR1	KRPR0
FFFFF148H	WTIIC	WTIIF	WTIMK	0	0	0	WTIPR2	WTIPR1	WTIPR0
FFFFF14AH	WTIC	WTIF	WTMK	0	0	0	WTPR2	WTPR1	WTPR0
FFFFF14CH	BRGIC	BRGIF	BRGMK	0	0	0	BRGPR2	BRGPR1	BRGPR0
FFFFF14EH	TM0IC20	TM0IF20	TM0MK20	0	0	0	TM0PR202	TM0PR201	TM0PR200
FFFFF150H	TM0IC21	TM0IF21	TM0MK21	0	0	0	TM0PR212	TM0PR211	TM0PR210
FFFFF152H	TM0IC30	TM0IF30	TM0MK30	0	0	0	TM0PR302	TM0PR301	TM0PR300
FFFFF154H	TM0IC31	TM0IF31	TM0MK31	0	0	0	TM0PR312	TM0PR311	TM0PR310
FFFFF156H	CSIAIC1	CSIAIF1	CSIAMK1	0	0	0	CSIAPR12	CSIAPR11	CSIAPR10
FFFFF162H	SREIC2	SREIF2	SREMK2	0	0	0	SREPR22	SREPR21	SREPR20
FFFFF164H	SRIC2	SRIF2	SRMK2	0	0	0	SRPR22	SRPR21	SRPR20
FFFFF166H	STIC2	STIF2	STMK2	0	0	0	STPR22	STPR21	STPR20
FFFFF172H	PIC7	PIF7	PMK7	0	0	0	PPR72	PPR71	PPR70
FFFFF174H	TP0OVIC	TP0OVIF	TP00VMK	0	0	0	TP00VPR2	TP00VPR1	TP0OVPR0
FFFFF176H	TP0CCIC0	TP0CCIF0	TP0CCMK0	0	0	0	TP0CCPR02	TP0CCPR01	TP0CCPR00
FFFFF178H	TP0CCIC1	TP0CCIF1	TP0CCMK1	0	0	0	TP0CCPR12	TP0CCPR11	TP0CCPR10
FFFFF17AH	DMAIC0	DMAIF0	DMAMK0	0	0	0	DMAPR02	DMAPR01	DMAPR00

Address	Register				В	ts			
		<7>	<6>	5	4	3	2	1	0
FFFFF17CH	DMAIC1	DMAIF1	DMAMK1	0	0	0	DMAPR12	DMAPR11	DMAPR10
FFFFF17EH	DMAIC2	DMAIF2	DMAMK2	0	0	0	DMAPR22	DMAPR21	DMAPR20
FFFFF180H	DMAIC3	DMAIF3	DMAMK3	0	0	0	DMAPR32	DMAPR31	DMAPR30

Table 21-2. Interrupt Control Registers (xxICn) (2/2)

21.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3)

These registers set the interrupt mask status for maskable interrupts. The xxMKn bit of the IMR0 to IMR3 registers and the xxMKn bit of the xxICn register are respectively linked.

The IMRm register can be read or written in 16-bit units.

When the higher 8 bits of the IMRm register are used as the IMRmH register and the lower 8 bits of the IMRm register as the IMRmL register, they can be read or written in 8-bit or 1-bit units (m = 0 to 3).

Caution In the device file, the xxMKn bit of the xxICn register is defined as a reserved word. Therefore, if bit manipulation is performed using the name xxMKn, the xxICn register, not the IMRm register, is rewritten (as a result, the IMRm register is also rewritten).

									www.Dat	aSheet4U.cor
After re	eset: FFFF	H R/W	Addres		FFFF100H FFFFF100		FFFFF101	IH		
	15	14	13	12	11	10	9	8		
IMR0 (IMR0H ^{Note})	CSI0MK1	CSI0MK0	TM5MK1	ТМ5МК0	TM0MK11	TM0MK10	ТМОМКО1	тмомкоо		
	7	6	5	4	3	2	1	0		
(IMR0L)	PMK6	PMK5	PMK4	РМКЗ	PMK2	PMK1	PMK0	WDT1MK		
After re	eset: FFFFI	H R/W	Addres		FFFF102H FFFFF102		FFFFF103	3H		
	15	14	13	12	11	10	9	8		
IMR1 (IMR1H ^{Note})	ТМ0МК20	BRGMK	WTMK	WTIMK	KRMK	ADMK	IICMK0	CSIAMK0		
· · · · · · · · · · · · · · · · · · ·	7	6	5	4	3	2	1	0		
(IMR1L)	TMHMK1	ТМНМК0	STMK1	SRMK1	SREMK1	STMK0	SRMK0	SREMK0		
· · · · · · · · · · · · · · · · · · ·			1	1	1					
After re	eset: FFFFI	H R/W	Addres		FFFF104H FFFFF104	,	FFFFF105	5H		
	15	14	13	12	11	10	9	8		
IMR2 (IMR2H ^{Note})	1	1	1	1	STMK2	SRMK2	SREMK2			
	7	6	5	4	3	2	1	0		
(IMR2L)	1	1	1	1	CSIAMK1	TM0MK31	ТМОМКЗС	TM0MK21		
After re	eset: FFFFI			IMR3L	FFFF106H FFFFF106H	i, imr3h i				
	15	14	13	12	11	10	9	8		
IMR3 (IMR3H ^{Note})	1	1	1	1	1	1	1	DMAMK3		
<i></i>	7	6	5	4	3	2	1	0		
(IMR3L)	DMAMK2	DMAMK1	DMAMK0	TP0CCMK1	TP0CCMK2	TP00VFMK	PMK7	1		
	xxMKn			Interrupt r	nask flag se	etting				
	0	Enables	interrupt se	ervicing						
	1	Disables	interrupt se	ervicing						
			-		15 of the I e IMR0H t		-	sters in 8-bi	t or 1-bit	
					-			to 9 and 0 ue is chang		
	Regist	ters (xxIC	:n))					Interrupt(Registers (

21.3.6 In-service priority register (ISPR)

This register holds the priority level of the maskable interrupt currently being acknowledged. When the interrupt request signal is acknowledged, the bit of this register corresponding to the priority level of that interrupt request signal is set (1) and remains set while the interrupt is being serviced.

When the RETI instruction is executed, the bit among those that are set (1) in the ISPR register that corresponds to the interrupt request signal having the highest priority is automatically cleared (0) by hardware. However, it is not cleared (0) when execution is returned from non-maskable interrupt servicing or exception processing.

This register is read-only in 8-bit or 1-bit units.

Reset sets ISPR to 00H.

Caution If an interrupt is acknowledged while the ISPR register is being read in the interrupt enabled (EI) status, the value of the ISPR register after the bits of the register have been set to 1 by acknowledging the interrupt may be read. To accurately read the value of the ISPR register before an interrupt is acknowledged, read the register while interrupts are disabled (DI status).

After res	set: 00H	R Add	ress: FFFF	F1FAH				
	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
ISPR	ISPR7	ISPR6	ISPR5	ISPR4	ISPR3	ISPR2	ISPR1	ISPR0
	ISPRn		Priority of	of interrupt	currently b	eing ackno	wledged	
	0	Interrupt r	equest with	n priority n i	s not ackno	owledged		
	1	Interrupt r	equest with	n priority n i	s being acl	knowledge	d	
Rema	rk n = 0	to 7 (prio	ity level)					

21.3.7 ID flag

The interrupt disable flag (ID) is allocated to the PSW and controls the maskable interrupt's operating state, and stores control information regarding enabling/disabling reception of interrupt request signals.

Reset sets this flag to 0000020H.

	31					8	7	6	5	4	3	2	1	0
PSW				0			NP	EP	ID	SAT	CY	OV	S	Z
	ID			rupt servic	servicing specification ^{Note}									
	0								ed					
	1							disable	ed					
		Maskable interrupt request signal acknowledgment enabled Maskable interrupt request signal acknowledgment disabled										ا م		

21.3.8 Watchdog timer mode register 1 (WDTM1)

This register is a special register that can be written to only in a special sequence. To generate a maskable interrupt (INTWDT1), clear the WDTM14 bit to 0.

This register can be read or written in 8-bit or 1-bit units (for details, refer to CHAPTER 12 WATCHDOG TIMER FUNCTIONS).

After res	set: 00H	R/W	Address: F	FFFF6C2H								
	<7>	6	5	4	3	2	1	0				
WDTM1	RUN1	0	0	WDTM14	WDTM13	0	0	0				
	DUNK						· Note 1					
	RUN1			-	operation mo	de select	ION					
	0		ear count operation									
	1	Clear cou	Clear counter and start count operation									
			1									
	WDTM14	WDTM13	Watc	hdog timer o	operation mo	de select	ion ^{Note 2}					
	0	0		imer mode								
	0	1	(Generat	e maskable i	nterrupt INTV	VDTM1 W	hen overflo	ow occurs)				
	1	0		g timer mod								
			`		ble interrupt II	NTWDT1	when over	flow occurs)				
	1	1		og timer moo DTRES2 res	le 2 set operation	when ov	erflow occ	urs)				
Notes	There 2. Once by sol 3. For no	fore, once the WDT tware. R on-maska	e countin M14 and eset is th ble interr	g starts, it WDTM13 e only way	to clear the	topped been set ese bits.	except re (1), they	•				

21.4 External Interrupt Request Input Pins (NMI, INTP0 to INTP7)

21.4.1 Noise elimination

(1) Noise elimination for NMI pin

The NMI pin includes a noise eliminator that operates using analog delay. Therefore, a signal input to the NMI pin is not detected as an edge unless it maintains its input level for a certain period. The edge is detected only after a certain period has elapsed.

The NMI pin is used for releasing the STOP mode. In the STOP mode, noise elimination using the system clock is not performed because the internal system clock is stopped.

(2) Noise elimination for INTP0 to INTP2 and INTP4 to INTP7 pins

The INTP0 to INTP2 and INTP4 to INTP7 pins include a noise eliminator that operates using analog delay. Therefore, a signal input to each pin is not detected as an edge unless it maintains its input level for a certain period. The edge is detected only after a certain period has elapsed.

(3) Noise elimination for INTP3 pin

The INTP3 pin has a digital/analog noise eliminator that can be selected by the NFC.NFEN bit. The number of times the digital noise eliminator samples signals can be selected by the NFC.NFSTS bit from three or two. The sampling clock can be selected by the NFC.NFC2 to NFC.NFC0 bits from fxx/64, fxx/128, fxx/256, fxx/512, fxx/1024, and fxr. If the sampling clock is set to fxx/64, fxx/128, fxx/256, fxx/512, or fxx/1024, the sampling clock stops in the IDLE/STOP mode. It cannot therefore be used to release the standby mode. To release the standby mode, select fxr as the sampling clock or select the analog noise eliminator.

(a) Digital noise elimination control register (NFC)

The NFC register controls elimination of noise on the INTP3 pin. If fxT is used as the noise elimination clock, the external interrupt function of the INTP3 pin can be used even in the IDLE/STOP mode. This register can be read or written in 8-bit or 1-bit units. Reset sets NFC to 00H.

	7	6	5	4	3	2	1	0
NFC	NFEN	NFSTS	0	0	0	NFC2	NFC1	NFC0
	NFEN		Se	tting of INTF	P3 pin nois	se eliminatio	on	
	0	Analog no	ise elimina	ation				
	1	Digital noi	se elimina	tion				
	NFSTS			mber of sam	nplings of	digital noise	e eliminatio	n
	0	Number o	f sampling	s = 3 times				
	1	Number o	f sampling	s = 2 times				
	NFC2	NFC1	NFC0		Selectio	n of samplii	ng clock	
	0	0	0	fxx/64				
	0	0	1	fxx/128				
	0	1	0	fxx/256				
	0	1	1	fxx/512				
	1	0	0	fxx/1024				
	1	0	1	fхт				
	Oth	ner than abo	ove	Setting pro	ohibited			

<Noise elimination width>

The digital noise elimination width (twits) is as follows, where T is the sampling clock period and M is the number of samplings.

- twitters < (M 1)T: Accurately eliminated as noise
- $(M 1)T \le t_{WIT3} < MT$: May be eliminated as noise or detected as valid edge
- twit3 ≥ MT: Accurately detected as valid edge

To detect the valid edge input to the INTP3 pin accurately, therefore, a pulse wider than MT must be input.

NFSTS	NFC2	NFC1	NFC0	Sampling Clock	Minim	Minimum Elimination Noise W	
					fxx = 20 MHz	fxx = 10 MHz	fxx = 8 MHz
0	0	0	0	fxx/64	6.4 <i>μ</i> s	12.8 <i>μ</i> s	16 <i>μ</i> s
0	0	0	1	fxx/128	12.8 <i>µ</i> s	25.6 <i>μ</i> s	32 <i>µ</i> s
0	0	1	0	fxx/256	25.6 <i>µ</i> s	51.2 <i>μ</i> s	64 <i>μ</i> s
0	0	1	1	fxx/512	51.2 <i>μ</i> s	102.4 <i>μ</i> s	128 <i>µ</i> s
0	1	0	0	fxx/1024	102.4 <i>μ</i> s	204.8 <i>μ</i> s	256 <i>µ</i> s
0	1	0	1	fxт (32.768 kHz)	61.04 <i>μ</i> s		
1	0	0	0	fxx/64	3.2 <i>μ</i> s	6.4 <i>μ</i> s	8 <i>µ</i> s
1	0	0	1	fxx/128	6.4 <i>μ</i> s	12.8 <i>μ</i> s	16 <i>μ</i> s
1	0	1	0	fxx/256	12.8 <i>µ</i> s	25.6 <i>μ</i> s	32 <i>μ</i> s
1	0	1	1	fxx/512	25.6 <i>µ</i> s	51.2 <i>μ</i> s	64 <i>μ</i> s
1	1	0	0	fxx/1024	51.2 <i>μ</i> s	102.4 <i>μ</i> s	128 <i>µ</i> s
1	1	0	1	fxт (32.768 kHz)	30.52 <i>μ</i> s		
	Other that	an above		Setting prohibited			

21.4.2 Edge detection

The valid edges of the NMI and INTP0 to INTP7 pins can be selected from the following four types for each pin.

- Rising edge
- Falling edge
- Both edges
- No edge detection

After reset, the edge detection for the NMI pin is set to "no edge detection". Therefore, interrupt requests cannot be acknowledged (the NMI pin functions as a normal port) unless a valid edge is specified by the INTRO and INTFO registers.

When using the P02 pin as an output port, set the NMI pin valid edge to "no edge detection".

(1) External interrupt rising and falling edge specification registers 0 (INTR0, INTF0)

These are 8-bit registers that specify detection of the rising and falling edges of the NMI and INTPO to INTP3^{4U.com} pins.

These registers can be read or written in 8-bit or 1-bit units. Reset sets these registers to 00H.

Caution When switching to the port function from the external interrupt function (alternate function), edge detection may be performed. Therefore, set the port mode after setting the INTF0n and INTR0n bits = 00.




Table 21-3. NMI and INTP0 to INTP3 Pins Valid Edge Specification

INTF0n	INTR0n	Valid edge specification (n = 2 to 6)
0	0	No edge detection
0	1	Rising edge
1	0	Falling edge
1	1	Both edges

Remark n = 2: Control of NMI pin

n = 3 to 6: Control of INTP0 to INTP3 pins

(2) External interrupt rising and falling edge specification registers 3 (INTR3, INTF3)
 These are 8-bit registers that specify detection of the rising and falling edges of the INTP7 pin.
 These registers can be read or written in 8-bit or 1-bit units.
 Reset sets these registers to 00H.

Caution When switching to the port function from the external interrupt function (alternate function), edge detection may be performed. Therefore, set the port mode after setting the INTF31 and INTR31 bits = 00.

After res	set: 00H	R/W	Address: II	NTR3 FFFI	FC26H, IN	ITF3 FFF	FC06H	
	7	6	5	4	3	2	1	0
INTR3	0	0	0	0	0	0	INTR31	0
							INTP7	
	7	6	5	4	3	2	1	0
INTF3	0	0	0	0	0	0	INTF31	0
							INTP7	
Remar	k Forsp	oecificatio	n of the va	alid edge,	refer to Ta	able 21-4		

Table 21-4. INTP7 Pin Valid Edge Specification

INTF31	INTR31	Valid edge specification
0	0	No edge detection
0	1	Rising edge
1	0	Falling edge
1	1	Both edges

(3) External interrupt rising and falling edge specification registers 9H (INTR9H, INTF9H) These are 8-bit registers that specify detection of the rising edge of the INTP4 to INTP6 pins.
Www.DataSheet4U.com
These registers can be read or written in 8-bit or 1-bit units.
Reset sets these registers to 00H.

Caution When switching to the port function from the external interrupt function (alternate function), edge detection may be performed. Therefore, set the port mode after setting the INTF9n and INTR9n bits = 00.

After res	et: 00H	R/W	Address: IN	TR9H FF	FFFC33H,	INTF9H F	FFFFC13H		
	7	6	5	4	3	2	1	0	
INTR9H	INTR915	INTR914	INTR913	0	0	0	0	0	
	INTP6	INTP5	INTP4						
	7	6	5	4	3	2	1	0	
INTF9H	INTF915	INTF914	INTF913	0	0	0	0	0	
	INTP6	INTP5	INTP4						
Remark	For spe	ecification	of the vali	d edge,	refer to Ta	ble 21-5.			

Table 21-5. INTP4 to INTP6 Pins Valid Edge Specification

INTF9n	INTR9n	Valid edge specification (n = 13 to 15)
0	0	No edge detection
0	1	Rising edge
1	0	Falling edge
1	1	Both edges

Remark n = 13 to 15: Control of INTP4 to INTP6 pins

21.5 Software Exceptions

A software exception is generated when the CPU executes the TRAP instruction. Software exceptions can always be acknowledged.


21.5.1 Operation

If a software exception occurs, the CPU performs the following processing and transfers control to a handler routine.

- <1> Saves the restored PC to EIPC.
- <2> Saves the current PSW to EIPSW.
- <3> Writes an exception code to the lower 16 bits (EICC) of ECR (interrupt source).
- <4> Sets the PSW.EP and PSW.ID bits to 1.
- <5> Loads the handler address (00000040H or 00000050H) for the software exception routine to the PC and transfers control.

Figure 21-8 shows the software exception processing flow.





The handler address is determined by the operand (vector) of the TRAP instruction. If the vector is 00H to 1FH, the handler address is 00000040H, and if the vector is 10H to 1FH, the handler address is 00000050H.

21.5.2 Restore

Execution is restored from software exception processing by the RETI instruction.


www.DataSheet4U.com

When the RETI instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

- <1> Loads the restored PC and PSW from EIPC and EIPSW because the PSW.EP bit is 1.
- <2> Transfers control to the address of the restored PC and PSW.

Figure 21-9 shows the processing flow of the RETI instruction.





21.5.3 EP flag

The EP flag is a status flag that indicates that exception processing is in progress. It is set when an exception occurs.


After res	et: 00000020I	1									
	31		8	7	6	5	4	3	2	1	0
PSW		0		NP	ΕP	ID	SAT	CY	OV	S	Z
	EP	Exception processing status									
	0	Exception processing not in progress									
	1	Exception processing in progress									

21.6 Exception Trap

The exception trap is an interrupt that is requested when the illegal execution of an instruction takes place. In the V850ES/KG2, an illegal op code trap (ILGOP: illegal OP code trap) is considered as an exception trap.

21.6.1 Illegal op code

An illegal op code is defined as an instruction with instruction op code (bits 10 to 5) = 111111B, sub-op code (bits 26 to 23) = 0111B to 1111B, and sub-op code (bit 16) = 0B. When such an instruction is executed, an exception trap is generated.



Caution It is recommended not to use illegal op code because instructions may newly be assigned in the future.

(1) Operation


Upon generation of an exception trap, the CPU performs the following processing and transfers control to a handler routine.

- <1> Saves the restored PC to DBPC.
- <2> Saves the current PSW to DBPSW.
- <3> Sets the PSW.NP, PSW.EP, and PSW.ID bits.
- <4> Loads the handler address (0000060H) for the exception trap routine to the PC and transfers control.

Figure 21-10 shows the exception trap processing flow.

Figure 21-10. Exception Trap Processing

www.DataSheet4U.com




(2) Restore


Execution is restored from exception trap processing by the DBRET instruction. When the DBRET instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

<1> Loads the restored PC and PSW from DBPC and DBPSW.

<2> Transfers control to the loaded address of the restored PC and PSW.

Figure 21-11 shows the processing flow for restore from exception trap processing.





21.6.2 Debug trap

A debug trap is an exception that occurs upon execution of the DBTRAP instruction and that can be acknowledged at all times.

When a debug trap occurs, the CPU performs the following processing.

(1) Operation

- <1> Saves the restored PC to DBPC.
- <2> Saves the current PSW to DBPSW.
- <3> Sets the PSW.NP, PSW.EP, and PSW.ID bits to 1.
- <4> Sets the handler address (0000060H) for the debug trap routine to the PC and transfers control.

Figure 21-12 shows the debug trap processing flow.




Figure 21-12. Debug Trap Processing

(2) Restore

Execution is restored from debug trap processing by the DBRET instruction. When the DBRET instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

<1> Loads the restored PC and PSW from DBPC and DBPSW.

<2> Transfers control to the loaded address of the restored PC and PSW.

Figure 21-13 shows the processing flow for restore from debug trap processing.




Figure 21-13. Processing Flow for Restore from Debug Trap

21.7 Multiple Interrupt Servicing Control

Multiple interrupt servicing control is a function that stops an interrupt service routine currently in progress if a higher priority interrupt request signal is generated, and processes the acknowledgment operation of the higher priority interrupt request signal.

If an interrupt request signal with a lower or equal priority is generated and a service routine is currently in progress, the later interrupt request signal will be held pending.

Multiple interrupt servicing control is performed when interrupts are enabled (PSW.ID bit = 0). Even in an interrupt servicing routine, multiple interrupt control must be performed while interrupts are enabled (ID bit = 0). If a maskable interrupt or software exception is generated in a maskable interrupt or software exception service program, EIPC and EIPSW must be saved.

The following example illustrates the procedure.

(1) To acknowledge maskable interrupt request signals in service program


Service program for maskable interrupt or exception

 EIPC saved to memory or register 	
 EIPSW saved to memory or register 	
 El instruction (enables interrupt acknowledgment) 	
	←Acknowledges maskable interrupt
 DI instruction (disables interrupt acknowledgment) 	
 Saved value restored to EIPSW 	
 Saved value restored to EIPC 	
RETI instruction	

(2) To generate exception in service program

www.DataSheet4U.com

Service program for maskable interrupt or exception



Priorities 0 to 7 (0 is the highest) can be set for each maskable interrupt request in multiple interrupt servicing control by software. To set a priority level, write values to the xxICn.xxPRn0 to xxICn.xxPRn2 bits corresponding to each maskable interrupt request. After reset, interrupt requests are masked by the xxICn.xxMKn bit, and the priority is set to level 7 by the xxPRn0 to xxPRn2 bits.

Priorities of maskable interrupts are as follows.

(High) Level 0 > Level 1 > Level 2 > Level 3 > Level 4 > Level 5 > Level 6 > Level 7 (Low)

Interrupt servicing that has been suspended as a result of multiple interrupt servicing control is resumed after the interrupt servicing of the higher priority has been completed and the RETI instruction has been executed. A pending interrupt request signal is acknowledged after the current interrupt servicing has been completed and the RETI instruction has been executed.

Caution In a non-maskable interrupt servicing routine (in the time until the RETI instruction is executed), maskable interrupts are not acknowledged and held pending.


21.8 Interrupt Response Time

www.DataSheet4U.com

Except in the following cases, the CPU interrupt response time is a minimum of 4 clocks. If inputting consecutive interrupt request signals, at least 4 clocks must be placed between each interrupt request signal.

- IDLE/STOP mode
- External bus access
- Consecutive interrupt request non-sample instruction (refer to 21.9 Periods in Which Interrupts Are Not Acknowledged by CPU)
- Access to interrupt control register
- Access to peripheral I/O register

Figure 21-14. Pipeline Operation During Interrupt Request Signal Acknowledgment (Outline)



21.9 Periods in Which Interrupts Are Not Acknowledged by CPU

www.DataSheet4U.com

Interrupts are acknowledged by the CPU while an instruction is being executed. However, no interrupt is acknowledged between an interrupt request non-sample instruction and the next instruction.

The following instructions are interrupt request non-sample instructions.

- El instruction
- DI instruction
- LDSR reg2, 0x5 instructions (vs. PSW)
- Store instruction for the PRCMD register
- Store instruction and bit manipulation instruction for the following registers
 - Interrupt-related registers:
 - Interrupt control register (xxICn), interrupt mask registers 0 to 3 (IMR0 to IMR3)

21.10 Cautions

Design the system so that restoring by the RETI instruction is as follows after a non-maskable interrupt triggered by a non-maskable interrupt request signal (INTWDT1/INTWDT2) is serviced.




Figure 21-15. Restoring by RETI Instruction

22.1 Function


A key interrupt request signal (INTKR) can be generated by inputting a falling edge to the eight key input pins (KR0 to KR7) by setting the KRM register.

Caution If any of the KR0 to KR7 pins is at low level, the INTKR signal is not generated even if a falling edge is input to another pin.

Flag	Pin Description
KRM0	Controls KR0 signal in 1-bit units
KRM1	Controls KR1 signal in 1-bit units
KRM2	Controls KR2 signal in 1-bit units
KRM3	Controls KR3 signal in 1-bit units
KRM4	Controls KR4 signal in 1-bit units
KRM5	Controls KR5 signal in 1-bit units
KRM6	Controls KR6 signal in 1-bit units
KRM7	Controls KR7 signal in 1-bit units

Table 22-1. Assignment of Key Return Detection Pins

Figure 22-1. Key Return Block Diagram



22.2 Register

Г

(1) Key return mode register (KRM)

The KRM register controls the KRM0 to KRM7 bits using the KR0 to KR7 signals. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

After res	set: 00H	R/W	Address: FF	FFF300H					
	7	6	5	4	3	2	1	0	
KRM	KRM7	KRM6	KRM5	KRM4	KRM3	KRM2	KRM1	KRM0	
		1							I
	KRMn			Key re	turn mode	control			
	0	Does not	detect key	return sign	al				
	1	Detects k	ey return si	gnal					
	 Caution If the KRM register is changed, an interrupt request signal (INTKR) may be generated. To prevent this, change the KRM register after disabling interrupts (DI), and then enable interrupts (EI) after clearing the interrupt request flag (KRIC.KRIF bit) to 0. Remark For the alternate-function pin settings, refer to Table 4-16 Settings When Port Pins Are Used for Alternate Functions. 								

CHAPTER 23 STANDBY FUNCTION

23.1 Overview

The power consumption of the system can be effectively reduced by using the standby modes in combination and selecting the appropriate mode for the application.

The available standby modes are listed in Table 23-1.

Mode	Functional Outline
HALT mode	Mode to stop only the operating clock of the CPU
IDLE mode	Mode to stop all the operations of the internal circuits except the oscillator ^{Note 1}
STOP mode	Mode to stop all the operations of the internal circuits except the subclock oscillator ^{Note 2}
Subclock operation mode	Mode to use the subclock as the internal system clock
Sub-IDLE mode	Mode to stop all the operations of the internal circuits, except the oscillator, in the subclock operation mode


Table 23-1. Standby Modes

Notes 1. The PLL does not stop. To realize low power consumption, stop the PLL and then shift to the IDLE mode.

2. Change to the clock-through mode, stop the PLL, then shift to the STOP mode. For details, refer to CHAPTER 6 CLOCK GENERATION FUNCTION.

Figure 23-1. Status Transition (1/2)


www.DataSheet4U.com



- **Notes 1.** Reset by **RESET** pin input, watchdog timer 1 overflow (WDTRES1), or watchdog timer 2 overflow (WDTRES2).
 - 2. Non-maskable interrupt request signal (NMI, INTWDT1, INTWDT2) or unmasked maskable interrupt request signal.
 - **3.** Non-maskable interrupt request signal (NMI pin input, INTWDT2 (when the CPU is operating on the subclock)), unmasked external interrupt request signal (INTP0 to INTP7 pin input), or unmasked internal interrupt request signal from peripheral functions operable in IDLE mode.
 - 4. Non-maskable interrupt request signal (NMI pin input, INTWDT2 (when the CPU is operating on the subclock)), unmasked external interrupt request signal (INTP0 to INTP7 pin input), or unmasked internal interrupt request signal from peripheral functions operable in STOP mode.
 - 5. Reset by RESET pin input or watchdog timer 2 (when the CPU is operating on the subclock) overflow (WDTRES2).

Figure 23-1. Status Transition (2/2)

www.DataSheet4U.com



23.2 Registers

(1) Power save control register (PSC)

This is an 8-bit register that controls the standby function. The STP bit of this register is used to specify the standby mode. The PSC register is a special register that can be written to only in a special sequence (refer to **3.4.7 Special registers**).

This register can be read or written in 8-bit or 1-bit units. Reset sets PSC to 00H.

	<7>	6	<5>	<4>	3	2	<1>	0
PSC	NMI2M	0	NMIOM	INTM	0	0	STP	0
	NMI2M		Control of re	leasing star	idby mode	^{Note} by IN	TWDT2 sigr	nal
	0	Releasin	g standby m	node ^{Note} by I	NTWDT2	signal ena	abled	
	1	Releasin	g standby m	node ^{Note} by I	NTWDT2	signal dis	abled	
	NMIOM		Control of r	releasing sta	andby mod	de ^{Note} by N	IMI pin inpu	t
	0	Releasin	Releasing standby mode ^{Note} by NMI pin input enabled					
	1	Releasin	Releasing standby mode ^{Note} by NMI pin input disabled					
	INTM	Control of releasing standby mode ^{Note} by maskable interrupt request signals						
	0	Releasin	Releasing standby mode ^{Note} by maskable interrupt request signals enabled					
	1	Releasin	g standby m	iode ^{Note} by n	naskable i	nterrupt re	quest signa	Is disabled
	STP			Standby	/ mode ^{Note}	setting		
	0	Normal r	Normal mode					
	1	Standby	mode ^{Note}					
e In this case, si tions 1. If the	NMI2M, I	NMIOM, a	and INTM	bits, and	the STF	bit are	set to 1	

2. When the IDLE/STOP mode is set, set the PSMR.PSM bit and then set the STP bit.

(2) Power save mode register (PSMR)

This is an 8-bit register that controls the operation status in the standby mode and the clock operation. This register can be read or written in 8-bit or 1-bit units. Reset sets PSMR to 00H.

	7	6	5	4	3	2	1	<0>
PSMR	XTSTP	0	0	0	0	0	0	PSM
	XTSTP		Sp	pecification	of subclock	coscillator	use	
	0	Subclock	Subclock oscillator used					
	1	Subclock	Subclock oscillator not used					
	PSM		Spe	cification of	operation	in standby	mode	
	0	IDLE mo	IDLE mode					
	1	STOP m	STOP mode					
utions 1. Be sur				0 during s PSMR reg			or conne	ction.

(3) Oscillation stabilization time selection register (OSTS)

The wait time until the oscillation stabilizes after the STOP mode is released is controlled by the OSTS register. The OSTS register can be read or written in 8-bit units. Reset sets OSTS to 01H.

After res	set: 01H	R/W	Address: F	FFFF6C0	ЮН				
	7	6	5	4	3	2	1	0	
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0	
	OSTS2 OSTS1 OSTS0 Selection of oscillation stabilization time								
						f:	x		
					4 MHz	5 N	1Hz	10 MHz	
	0	0	0	2 ¹³ /fx	2.048 ms		38 ms	0.819 ms	
	0	0	1	2 ¹⁵ /fx	8.192 ms			3.277 ms	
	0	1	0	2 ¹⁶ /fx	16.38 ms			6.554 ms	
	0	1	1	2 ¹⁷ /fx	32.77 ms			13.11 ms	
	1	0	0	2 ¹⁸ /fx	65.54 ms			26.21 ms	
	1	0	1	2 ¹⁹ /fx	131.1 ms			52.43 ms	
	1	1	0	2 ²⁰ /fx	262.1 ms			104.9 ms	
	I	1	I	2 ²¹ /fx	524.3 ms	419	.4 ms	209.7 ms	
oscillation starts ("a" in the figure below) following release of the STOP mode, regardless of whether the STOP mode is released by reset or the occurrence of an interrupt request signal.									
Voltage waveform of X1 pin									
 Be sure to clear bits 3 to 7 to "0". The oscillation stabilization time following reset release is 2¹⁵/fx (because the initial value of the OSTS register = 01H). The oscillation stabilization time is also inserted during external clock input. 									
Remark fx: Main clo	ock oscilla	tion frequ	ency						

23.3 HALT Mode

www.DataSheet4U.com

23.3.1 Setting and operation status

The HALT mode is set when a dedicated instruction (HALT) is executed in the normal operation mode.

In the HALT mode, the clock oscillator continues operating. Only clock supply to the CPU is stopped; clock supply to the other on-chip peripheral functions continues.

As a result, program execution is stopped, and the internal RAM retains the contents before the HALT mode was set. The on-chip peripheral functions that are independent of instruction processing by the CPU continue operating. Table 23-3 shows the operation status in the HALT mode.

The average power consumption of the system can be reduced by using the HALT mode in combination with the normal operation mode for intermittent operation.

Cautions 1. Insert five or more NOP instructions after the HALT instruction.

2. If the HALT instruction is executed with an unmasked interrupt request signal held pending, the system shift to the HALT mode, but the HALT mode is immediately released by the pending interrupt request signal.

23.3.2 Releasing HALT mode

The HALT mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT1, INTWDT2 signal), an unmasked maskable interrupt request signal, and reset signal (RESET pin input, WDTRES1, WDTRES2 signal).

After the HALT mode has been released, the normal operation mode is restored.

(1) Releasing HALT mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The HALT mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the HALT mode is set in an interrupt servicing routine, however, an interrupt request that is issued later is serviced as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, only the HALT mode is released, and that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request with a priority higher than that of the interrupt request signal currently being serviced is issued (including a non-maskable interrupt request signal), the HALT mode is released and that interrupt request signal is acknowledged.

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status			
Non-maskable interrupt request signal	Execution branches to the handler address				
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed	The next instruction is executed			

Table 23-2. Operation After Releasing HALT Mode by Interrupt Request Signal

(2) Releasing HALT mode by reset

The same operation as the normal reset operation is performed.

Table 23-3.	Operation	Status in	HALT Mode
-------------	-----------	-----------	-----------

		Table 23-3. Operation Status in HALT	www.D				
Se	etting of HALT Mode	When CPU Is Oper	rating with Main Clock				
Item		When Subclock Is Not Used	When Subclock Is Used				
CPU		Stops operation					
Main clock oscillate	or	Oscillation enabled					
Subclock oscillator	ſ	_	Oscillation enabled				
Interrupt controller		Operable					
Timer P (TMP0)		Operable					
16-bit timers (TM0	0 to TM03)	Operable					
8-bit timers (TM50	, TM51)	Operable					
Timer H (TMH0, T	MH1)	Operable					
Watch timer		Operable when main clock output is selected as count clock	Operable				
Watchdog timer 1		Operable					
Watchdog timer 2		Operable when main clock is selected as count clock	Operable				
Serial interface CSI00, CSI01		Operable					
CSIA0, CSIA1		Operable					
	I ² C0	Operable					
UART0 to UART2		Operable					
Key interrupt funct	ion	Operable					
A/D converter		Operable					
D/A converter		Operable when real-time output mode is selected					
Real-time output		Operable					
DMA		Operable					
Regulator		Operable					
Port function		Retains status before HALT mode was set.					
External bus interfa	ace	Refer to 2.2 Pin Status.					
Internal data		The CPU registers, statuses, data, and all c internal RAM are retained as they were before	ther internal data such as the contents of the ore the HALT mode was set.				

23.4 IDLE Mode

23.4.1 Setting and operation status

The IDLE mode is set by clearing the PSMR.PSM bit to 0 and setting the PSC.STP bit to 1 in the normal operation mode.

In the IDLE mode, the clock oscillator continues operation but clock supply to the CPU and other on-chip peripheral functions stops.

As a result, program execution stops and the contents of the internal RAM before the IDLE mode was set are retained. The CPU and other on-chip peripheral functions stop operating. However, the on-chip peripheral functions that can operate with the subclock or an external clock continue operating.

Table 23-5 shows the operation status in the IDLE mode.

The IDLE mode can reduce the power consumption more than the HALT mode because it stops the operation of the on-chip peripheral functions. The main clock oscillator does not stop, so the normal operation mode can be restored without waiting for the oscillation stabilization time after the IDLE mode has been released, in the same manner as when the HALT mode is released.

Caution Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the IDLE mode.

23.4.2 Releasing IDLE mode

The IDLE mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal (when the CPU is operating on the subclock)), unmasked external interrupt request signal (INTP0 to INTP7 pin input), unmasked internal interrupt request signal from the peripheral functions operable in the IDLE mode, or reset (RESET pin input, WDTRES2 signal (when the CPU is operating on the subclock)).

After the IDLE mode has been released, the normal operation mode is restored.

(1) Releasing IDLE mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The IDLE mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the IDLE mode is set in an interrupt servicing routine, however, an interrupt request that is issued later is processed as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, only the IDLE mode is released, and that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the IDLE mode is released and that interrupt request signal is acknowledged.

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status			
Non-maskable interrupt request signal	Execution branches to the handler address				
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed	The next instruction is executed			

Table 23-4. Operation After Releasing IDLE Mode by Interrupt Request Signal

Caution The interrupt request signal that is disabled by setting the PSC.NMI2M, PSC.NMI0M, and PSC.INTM bits to 1 (interrupt disabled) becomes invalid and the IDLE mode is not released.

(2) Releasing IDLE mode by reset

The same operation as the normal reset operation is performed.

Table 23-5.	Operation	Status in	IDLE Mode
-------------	-----------	-----------	-----------

Setting of IDLE Mode		When CPU Is Operating with Main Clock		
Item		When Subclock Is Not Used	When Subclock Is Used	
CPU		Stops operation		
Main clock oscillat	or	Oscillation enabled		
Subclock oscillato	r	_	Oscillation enabled	
Interrupt controller		Stops operation		
Timer P (TMP0)		Stops operation		
16-bit timers (TM00 to TM03)		TM00, TM02, TM03: Stop operation TM01: Operable when INTWT is selected as count clock and fBRG is selected as count clock of WT	TM00, TM02, TM03: Stop operation TM01: Operable when INTWT is selected as count clock	
8-bit timers (TM50	, TM51)	 Operable when TI5m is selected as count clock Operable when INTTM010 is selected as count clock and TM01 is enabled in IDLE mode 		
Timer H (TMH0)		Stops operation		
Timer H (TMH1)		Stops operation	Operable when f_{XT} is selected as count clock	
Watch timer		Operable when main clock is selected as count clock	Operable	
Watchdog timer 1		Stops operation		
Watchdog timer 2		Stops operation	Operable when fxr is selected as count clock	
Serial interface	CSI00, CSI01	Operable when SCK0m input clock is selected as operation clock		
	CSIA0, CSIA1	Stops operation		
	l ² C0	Stops operation		
	UART0	Operable when ASCK0 is selected as count clock		
	UART1, UART2	Stops operation		
Key interrupt funct	ion	Operable		
A/D converter		Stops operation ^{Note}		
D/A converter		Operable However, the DACSn register cannot be updated because the CPU is stopped.		
Regulator		Operation continues		
Real-time output		Operable when INTTM5m is selected as real-time output trigger and TM5m is enabled in IDLE mode. However, the RTBH0 and RTBL0 registers cannot be updated because the CPU is stopped.		
DMA		Stops operation		
Regulator		Operation continues		
Port function		Retains status before IDLE mode was set.		
External bus interface		Refer to 2.2 Pin Status.		
Internal data		The CPU registers, statuses, data, and all other internal data such as the contents of the internal RAM are retained as they were before the IDLE mode was set.		

Note By setting the ADM.ADCS and ADM.ADCS2 bits to 00B before the IDLE mode is set, power consumption can be reduced.

Remark m = 0, 1

23.5 STOP Mode

23.5.1 Setting and operation status

The STOP mode is set when the PSMR.PSM bit is set to 1 and the PSC.STP bit is set to 1 in the normal operation mode.

In the STOP mode, the subclock oscillator continues operating but the main clock oscillator stops. Clock supply to the CPU and the on-chip peripheral functions is stopped.

As a result, program execution is stopped, and the contents of the internal RAM before the STOP mode was set are retained. The on-chip peripheral functions that operate with the clock oscillated by the subclock oscillator or an external clock continue operating.

Table 23-7 shows the operation status in the STOP mode.

Because the STOP stops operation of the main clock oscillator, it reduces the power consumption to a level lower than the IDLE mode. If the subclock oscillator and external clock are not used, the power consumption can be minimized with only leakage current flowing.

Caution Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the STOP mode.

23.5.2 Releasing STOP mode

The STOP mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal (when the CPU is operating on the subclock)), unmasked external interrupt request signal (INTP0 to INTP7 pin input), unmasked internal interrupt request signal from the peripheral functions operable in the STOP mode, or reset (RESET pin input, WDTRES2 signal (when the CPU is operating on the subclock)).

After the STOP mode has been released, the normal operation mode is restored after the oscillation stabilization time has been secured.

(1) Releasing STOP mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The STOP mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the software STOP mode is set in an interrupt servicing routine, however, an interrupt request that is issued later is serviced as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, only the STOP mode is released, and that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the STOP mode is released and that interrupt request signal is acknowledged.

Table 23-6. Operation After Releasing STOP Mode by Interrupt Request Signal

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status
Non-maskable interrupt request signal	Execution branches to the handler address	
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed	The next instruction is executed

Caution The interrupt request signal that is disabled by setting the PSC.NMI2M, PSC.NMI0M, and PSC.INTM bits to 1 (interrupt disabled) becomes invalid and the STOP mode is not released.

(2) Releasing STOP mode by reset

The same operation as the normal reset operation is performed.

Table 23-7. Operation Status in STOP	Mode
--------------------------------------	------

Se	etting of STOP Mode	When CPU Is Operating with Main Clock		
Item		When Subclock Is Not Used	When Subclock Is Used	
CPU		Stops operation		
Main clock oscillat	tor	Oscillation stops		
Subclock oscillato	r	_	Oscillation enabled	
Interrupt controlle	r	Stops operation		
Timer P (TMP0)		Stops operation		
16-bit timers (TMC	00 to TM03)	Stops operation	TM00, TM02, TM03: Stop operation TM01: Operable when INTWT is selected as count clock and f_{XT} is selected as count clock of WT	
8-bit timers (TM50, TM51)		Operable when TI5m is selected as count clock	Operable when TI5m is selected as count clock or when INTTM010 is selected as count clock and TM01 is enabled in STOP mode	
Timer H (TMH0)		Stops operation		
Timer H (TMH1)		Stops operation	Operable when fxT is selected as count clock	
Watch timer		Stops operation	Operable when fxT is selected as count clock	
Watchdog timer 1		Stops operation		
Watchdog timer 2		Stops operation	Operable when fxT is selected as count clock	
Serial interface	CSI00, CSI01	Operable when SCK0m input clock is selected as operation clock		
	CSIA0, CSIA1	Stops operation		
	I ² C0	Stops operation		
	UART0	Operable when ASCK0 is selected as count clock		
	UART1, UART2	Stops operation		
Key interrupt func	tion	Operable		
A/D converter		Stops operation ^{Note}		
D/A converter		Operable However, the DACSm register cannot be updated because the CPU is stopped.		
Real-time output		Operable when INTTM5m is selected as real-time output trigger and TM5m is enabled in STOP mode. However, the RTBH0 and RTBL0 registers cannot be updated because the CPU is stopped.		
DMA		Stops operation		
Regulator		Stops operation		
Port function		Retains status before STOP mode was set.		
External bus interface		Refer to 2.2 Pin Status.		
Internal data		The CPU registers, statuses, data, and all other internal data such as the contents of the internal RAM are retained as they were before the STOP mode was set.		

Note By setting the ADM.ADCS and ADM.ADCS2 bits to 00B before the STOP mode is set, power consumption can be reduced.


Remark m = 0, 1

23.5.3 Securing oscillation stabilization time when STOP mode is released

When the STOP mode is released, only the oscillation stabilization time set by the OSTS register elapses. If the STOP mode has been released by reset, however, the reset value of the OSTS register, 2^{15} /fx (8.192 ms at fx = 4 MHz) elapses.

The operation performed when the STOP mode is released by an interrupt request signal is shown below.

Figure 23-2. Oscillation Stabilization Time



Caution For details of the OSTS register, refer to 23.2 (3) Oscillation stabilization time selection register (OSTS).

23.6 Subclock Operation Mode

www.DataSheet4U.com

23.6.1 Setting and operation status

The subclock operation mode is set when the PCC.CK3 bit is set to 1 in the normal operation mode.

When the subclock operation mode is set, the internal system clock is changed from the main clock to the subclock. When the PCC.MCK bit is set to 1, the operation of the main clock oscillator is stopped. As a result, the system operates only with the subclock.

Table 23-8 shows the operation status in subclock operation mode.

In the subclock operation mode, the power consumption can be reduced to a level lower than in the normal operation mode because the subclock is used as the internal system clock. In addition, the power consumption can be further reduced to the level of the STOP mode by stopping the operation of the main clock oscillator.

- Cautions 1. When manipulating the CK3 bit, do not change the set values of the PCC.CK2 to PCC.CK0 bits (using a bit manipulation instruction to manipulate the bit is recommended). For details, refer to 6.3 (1) Processor clock control register (PCC).
 - If the following conditions are not satisfied, change the CK2 to CK0 bits so that the conditions are satisfied and set the subclock operation mode. Internal system clock (fcLk) > Subclock (fxT: 32.768 kHz) × 4

Remark Internal system clock (fcLK): Clock generated from the main clock (fxx) by setting bits CK2 to CK0

23.6.2 Releasing subclock operation mode

The subclock operation mode is released when the CK3 bit is cleared to 0 or by reset ($\overline{\text{RESET}}$ pin input, WDTRES1, WDTRES2 signal). If the main clock is stopped (MCK bit = 1), set the MCK bit to 1, secure the oscillation stabilization time of the main clock by software, and clear the CK3 bit to 0.

The normal operation mode is restored when the subclock operation mode is released.

Caution When manipulating the CK3 bit, do not change the set values of the CK2 to CK0 bits (using a bit manipulation instruction to manipulate the bit is recommended). For details, refer to 6.3 (1) Processor clock control register (PCC).

Setting of Subclock Operation		Operation Status	
Item Mode		When Main Clock Is Oscillating	When Main Clock Is Stopped
CPU		Operable	
Subclock oscillato	r	Oscillation enabled	
Interrupt controlle	r	Operable	
Timer P (TMP0)		Operable	Stops operation
16-bit timers (TM00 to TM03)		Operable	TM00, TM02, TM03: Stop operation TM01: Operable when INTWT is selected as count clock and fxT is selected as count clock of WT
8-bit timers (TM50, TM51)		Operable	 Operable when TI5m is selected as count clock Operable when INTTM010 is selected as count clock and when TM01 is enabled in subclock operation mode
Timer H (TMH0)		Operable	Stops operation
Timer H (TMH1)		Operable	Operable when f_{XT} is selected as count clock
Watch timer		Operable	Operable when f_{XT} is selected as count clock
Watchdog timer 1		Stops operation	
Watchdog timer 2		Operable	Operable when f_{XT} is selected as count clock
Serial interface	CSI00, CSI01	Operable	Operable when SCK0m input clock is selected as operation clock
	CSIA0, CSIA1	Operable	Stops operation
	I ² C0	Operable	Stops operation
	UART0	Operable	Operable when ASCK0 is selected as count clock
	UART1, UART2	Operable	Stops operation
Key interrupt func	tion	Operable	
A/D converter		Operable	Stops operation
D/A converter		Operable	
Real-time output		Operable	Operable when INTTM5m is selected as real-time output trigger and TI5m is selected as count clock of TM5m
DMA		Operable	
Regulator		Operation continues	
Port function		Settable	
External bus interface		Operable	
Internal data		Settable	

Table 23-8.	Operation St	atus in Subclock	Operation Mode
-------------	---------------------	------------------	-----------------------

Remark m = 0, 1

23.7 Sub-IDLE Mode

23.7.1 Setting and operation status

The sub-IDLE mode is set when the PSMR.PSM bit is cleared to 0 and the PSC.STP bit is set to 1 in the subclock operation mode.

In this mode, the clock oscillator continues operation but clock supply to the CPU and the other on-chip peripheral functions is stopped.

As a result, program execution is stopped and the contents of the internal RAM before the sub-IDLE mode was set are retained. The CPU and the other on-chip peripheral functions are stopped. However, the on-chip peripheral functions that can operate with the subclock or an external clock continue operating.

Table 23-10 shows the operation status in the sub-IDLE mode.

Because the sub-IDLE mode stops operation of the CPU and other on-chip peripheral functions, it can reduce the power consumption more than the subclock operation mode. If the sub-IDLE mode is set after the main clock has been stopped, the power consumption can be reduced to a level as low as that in the STOP mode.

Caution Following the store instruction to set the PSC register to the sub-IDLE mode, insert five or more NOP instructions.

23.7.2 Releasing sub-IDLE mode

The sub-IDLE mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal (when the CPU is operating on the subclock)), unmasked external interrupt request signal (INTP0 to INTP7 pin input), unmasked internal interrupt request signal from the peripheral functions operable in the sub-IDLE mode, or reset (RESET pin input, WDTRES2 signal (when the CPU is operating on the subclock)).

When the sub-IDLE mode is released by an interrupt request signal, the subclock operation mode is set. If it is released by reset, the normal operation mode is restored.

(1) Releasing sub-IDLE mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The sub-IDLE mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the sub-IDLE mode is set in an interrupt servicing routine, however, an interrupt request signal that is issued later is serviced as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, only the sub-IDLE mode is released, and that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the sub-IDLE mode is released and that interrupt request signal is acknowledged.

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status
Non-maskable interrupt request signal	Execution branches to the handler address	
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed	The next instruction is executed

Table 23-9. Operation After Releasing Sub-IDLE Mode by Interrupt Request Signal

Caution The interrupt request signal that is disabled by setting the PSC.NMI2M, PSC.NMI0M, and PSC.INTM bits to 1 (interrupt disabled) becomes invalid and the sub-IDLE mode is not released.

(2) Releasing sub-IDLE mode by reset

The same operation as the normal reset operation is performed.

Table 23-10.	Operation Status in Sub-IDLE Mode

Setting of Sub-IDLE Operation Status Item Mode When Main Clock Is Oscillating When Main Clock Is Stopped CPU Stops operation Stops operation Subclock oscillator Oscillation enabled Interrupt controller Timer P (TMP0) Stops operation TM00, TM02, TM03: Stop operation
CPU Stops operation Subclock oscillator Oscillation enabled Interrupt controller Stops operation Timer P (TMP0) Stops operation
Subclock oscillator Oscillation enabled Interrupt controller Stops operation Timer P (TMP0) Stops operation
Interrupt controller Stops operation Timer P (TMP0) Stops operation
Timer P (TMP0) Stops operation
16-bit timers (TM00 to TM03) TM00, TM02, TM03: Stop operation TM00, TM02, TM03: Stop operation
TM01: Operable when INTWT is selected as count clock TM01: Operable when INTWT is selected as count clock and fxT is selected as count clock of WT
 8-bit timers (TM50, TM51) Operable when TI5m is selected as count clock Operable when INTTM010 is selected as count clock and when TM01 is enabled in sub-IDLE mode
Timer H (TMH0) Stops operation
Timer H (TMH1) Operable when fxT is selected as count clock
Watch timer Operable Operable when fxT is selected as count clock
Natchdog timer 1 Stops operation
Watchdog timer 2 Operable when fxT is selected as count clock
Serial interface CSI00, CSI01 Operable when SCK0m input clock is selected as operation clock
CSIA0, CSIA1 Stops operation
I ² C0 Stops operation
UART0 Operable when ASCK0 is selected as count clock
UART1, UART2 Stops operation
Key interrupt function Operable
A/D converter Stops operation ^{Note}
D/A converter Operable However, the DACSm register cannot be updated because the CPU is stopped.
Real-time output Operable when INTTM5m is selected as real-time output trigger and TM5m is set to the operable conditions of the sub-IDLE mode
DMA Stops operation
Regulator Stops operation
Port function Retains status before sub-IDLE mode was set.
External bus interface Refer to 2.2 Pin Status.
Internal data The CPU registers, statuses, data, and all other internal data such as the contents of the internal RAM are retained as they were before the sub-IDLE mode was set.

Note By setting the ADM.ADCS and ADM.ADCS2 bits to 00B before the sub-IDLE mode is set, power consumption can be reduced.

Remark m = 0, 1

CHAPTER 24 RESET FUNCTION

www.DataSheet4U.com

24.1 Overview

The following reset functions are available.

- Reset function by RESET pin input
- Reset function by overflow of watchdog timer 1 (WDTRES1)
- Reset function by overflow of watchdog timer 2 (WDTRES2)

If the RESET pin goes high, the reset status is released, and the CPU starts executing the program. Initialize the contents of each register in the program as necessary.

The RESET pin has a noise eliminator that operates by analog delay to prevent malfunction caused by noise.

24.2 Configuration




Figure 24-1. Reset Block Diagram

24.3 Operation

The system is reset, initializing each hardware unit, when a low level is input to the RESET pin or if watchdog timer 1 or watchdog timer 2 overflows (WDTRES1 or WDTRES2).

While a low level is being input to the RESET pin, the main clock oscillator stops. Therefore, the overall power consumption of the system can be reduced.

If the RESET pin goes high or if the WDTRES1 or WDTRES2 signal is received, the reset status is released.

If the reset status is released by **RESET** pin input or the WDTRES2 signal, the oscillation stabilization time elapses (reset value of OSTS register: 2¹⁵/fxx) and then the CPU starts program execution.

If the reset status is released by the WDTRES1 signal, the oscillation stabilization time is not inserted because the main system clock oscillator does not stop.

Item	During Reset	After Reset
Main clock oscillator (fx)	Oscillation stops	Oscillation starts
Subclock oscillator (fxr)	Oscillation continues	
Peripheral clock (fxx to fxx/1024)	Operation stops	Operation starts after securing oscillation stabilization time
Internal system clock (fclk)	Operation stops	Operation starts after securing oscillation stabilization time (initialized to fxx/8)
CPU clock (fcpu)	Operation stops	Operation starts after securing oscillation stabilization time (initialized to fxx/8)
Watchdog timer 1 clock (fxw)	Operation stops	Operation starts
CPU	Initialized	Program execution starts after securing oscillation stabilization time
Internal RAM	Undefined if power-on reset or writing data to RAM (by CPU or DMA) and reset input conflict (data is damaged). Otherwise value immediately before reset input is retained.	
I/O lines	High impedance	
On-chip peripheral I/O registers	Initialized to specified status	
Watchdog timer 2	Operation stops	Operation starts after securing oscillation stabilization time
Other on-chip peripheral functions	Operation stops	Operation can be started after securing oscillation stabilization time

Table 24-1. Hardware Status on RESET Pin Input or Occurrence of WDTRES2 Signal

www.DataSheet4U.com

Table 24-2. Hardware Status on Occurrence of WDTRES1 Signal

ltem	During Reset After Reset	
Main clock oscillator (fx)	Oscillation continues	
Subclock oscillator (fxt)	Oscillation continues	
Peripheral clock (fxx to fxx/1024)	Operation stops	Operation starts
Internal system clock (fclk)	Oscillation continues (initialized to fxx/8)	
CPU clock (fcpu)	Oscillation continues (initialized to fxx/8)	
Watchdog timer 1 clock (fxw)	Operation continues	
Internal RAM	Undefined if writing data to RAM (by CPU or DMA) and reset input conflict (data is damaged). Otherwise value immediately before reset input is retained.	
I/O lines	High impedance	
On-chip peripheral I/O registers	Initialized to specified status	
Watchdog timer 2	Operation stops	Operation starts
Other on-chip peripheral functions	Operation stops	Operation can be started





Figure 24-2. Hardware Status on RESET Input

www.DataSheet4U.com

Figure 24-3. Operation on Power Application







Figure 24-4. Timing of Reset Operation by Watchdog Timer 1



Figure 24-5. Timing of Reset Operation by Watchdog Timer 2



CHAPTER 25 REGULATOR

25.1 Overview

The V850ES/KG2 includes a regulator to reduce the power consumption and noise.

This regulator supplies a stepped-down V_{DD} power supply voltage to the oscillator block and internal logic circuits (except the A/D converter, D/A converter, and output buffer). The regulator output voltage is set to 3.6 V (TYP.).

Caution When using the regulator (REGC = 10 μ F, the external clock cannot be input to the main clock oscillator or subclock oscillator.




Figure 25-1. Regulator

25.2 Operation


The regulator stops operating in the following modes and the supply voltage to the oscillator is V_{DD} (but only when REGC = 10 μ F).

- During reset
- In STOP mode
- In sub-IDLE mode

When using the regulator, be sure to connect a capacitor (10 μ F) to the REGC pin to stabilize the regulator output. A diagram of the regulator pin connections is shown below.



www.DataSheet4U.com



Caution For the electrical specifications related to the flash memory rewriting, refer to CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET).

Flash memory versions are commonly used in the following development environments and mass production applications.

- O For altering software after the V850ES/KG2 is soldered onto the target system.
- O For data adjustment when starting mass production.
- O For differentiating software according to the specification in small scale production of various models.
- O For facilitating inventory management.
- O For updating software after shipment.


26.1 Features

- O 4-byte/1-clock access (when instruction is fetched)
- O Capacity: 256/128 KB
- O Write voltage: Erase/write with a single power supply
- O Rewriting method
 - Rewriting by communication with dedicated flash programmer via serial interface (on-board/off-board programming)
 - Rewriting flash memory by user program (self programming)
- O Flash memory write prohibit function supported (security function)
- O Safe rewriting of entire flash memory area by self programming using boot swap function
- O Interrupts can be acknowledged during self programming.

26.2 Memory Configuration

The 256/128 KB internal flash memory area is divided into 128/64 blocks and can be programmed/erased in block units. All the blocks can also be erased at once.

When the boot swap function is used, the physical memory (blocks 0 to 3) located at the addresses of boot area 0 is replaced by the physical memory (blocks 4 to 7) located at the addresses of boot area 1. For details of the boot swap function, refer to **26.5 Rewriting by Self Programming**.





			Block 127 (2 KB)	003F800H 003F7FFH	
3FFFFFFH 3FEC000H	On-chip peripheral I/O area (4 KB)		Block 126 (2 KB)	003F000H	
3FEBFFFH 3FF0000H	Internal RAM area (60 KB)		Block 125 (2 KB)	003EFFFH 003E800H 003E7FFH	
BREFFFFH			$\hat{\gamma}$	$\hat{\gamma}$	
		Block 63 (2 KB)	Block 63 (2 KB)	0020000H 001FFFFH 001F800H	
	Use prohibited	 		001F7FFH	
		 Block 8 (2 KB)	Block 8 (2 KB)	0004800H 00047FFH	
000000H FFFFFH		 Block 7 (2 KB)	Block 7 (2 KB)	0004000H 0003FFFH	
	External memory area (14 MB)	Block 6 (2 KB)	Block 6 (2 KB)	0003800H 00037FFH 0003000H	Boot area 1 ^{Not}
		Block 5 (2 KB)	Block 5 (2 KB)	0002FFFH	(8 KB)
		Block 4 (2 KB)	Block 4 (2 KB)	00027FFH 0002000H	
200000H		Block 3 (2 KB)	Block 3 (2 KB)	0001FFFH	
0100000H	External memory area (1 MB)	Block 2 (2 KB)	Block 2 (2 KB)	00017FFH 0001000H	Boot area 0 ^{Not}
	Use prohibited	 Block 1 (2 KB)	Block 1 (2 KB)	0000FFFH	(8 KB)
	Internal flash memory area (256/128 KB)	Block 0 (2 KB)	Block 0 (2 KB)	0000800H 00007FFH 0000000H	

26.3 Functional Outline

The internal flash memory of the V850ES/KG2 can be rewritten by using the rewrite function of the dedicated flash programmer, regardless of whether the V850ES/KG2 has already been mounted on the target system or not (on-board/off-board programming).

In addition, a security function that prohibits rewriting the user program written to the internal flash memory is also supported, so that the program cannot be changed by an unauthorized person.

The rewrite function using the user program (self programming) is ideal for an application where it is assumed that the program is changed after production/shipment of the target system. A boot swap function that rewrites the entire flash memory area safely is also supported. In addition, interrupt servicing is supported during self programming, so that the flash memory can be rewritten under various conditions, such as while communicating with an external device.

Rewrite Method	Functional Outline	Operation Mode
On-board programming	Flash memory can be rewritten after the device is mounted on the target system, by using a dedicated flash programmer.	Flash memory programming mode
Off-board programming	Flash memory can be rewritten before the device is mounted on the target system, by using a dedicated flash programmer and a dedicated program adapter board (FA series).	
Self programming	Flash memory can be rewritten by executing a user program that has been written to the flash memory in advance by means of on-board/off- board programming. (During self-programming, instructions cannot be fetched from or data access cannot be made to the internal flash memory area. Therefore, the rewrite program must be transferred to the internal RAM or external memory in advance).	Normal operation mode

Table 26-1. Rewrite Method

Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.

			www.DataShee	
Function	Functional Outline	Support (O: Supported, ×: Not supported)		
		On-Board/Off-Board Programming	Self Programming	
Block erasure	The contents of specified memory blocks are erased.	0	0	
Chip erasure	The contents of the entire memory area are erased all at once.	0	×	
Write	Writing to specified addresses, and a verify check to see if write level is secured are performed.	0	0	
Verify/checksum	Data read from the flash memory is compared with data transferred from the flash programmer.	0	× (Can be read by user program)	
Blank check	The erasure status of the entire memory is checked.	0	0	
Security setting	Use of the block erase command, chip erase command, and program command can be prohibited.	0	× (Supported only when setting is changed from enable to disable)	

Table 26-2. Basic Functions

The following table lists the security functions. The block erase command prohibit, chip erase command prohibit, and program command prohibit functions are enabled by default after shipment, and security can be set by rewriting via on-board/off-board programming. Each security function can be used in combination with the others at the same time.

Table 26-3. Security Functions

Function	Function Outline	Rewriting Operation When Prohibited (O: Executable, ×: Not Executable)			
		On-Board/Off-Board Programming	Self Programming		
Block erase command prohibit	Execution of a block erase command on all blocks is prohibited. Setting of prohibition can be initialized by execution of a chip erase command.	Block erase command: × Chip erase command: O Program command: O	Can always be rewritten regardless of setting of prohibition		
Chip erase command prohibit	Execution of block erase and chip erase commands on all the blocks is prohibited. Once prohibition is set, setting of prohibition cannot be initialized because the chip erase command cannot be executed.	Block erase command: × Chip erase command: × Program command: O			
Program command prohibit	Write and block erase commands on all the blocks are prohibited. Setting of prohibition can be initialized by execution of the chip erase command.	Block erase command: × Chip erase command: O Program command: ×			


26.4 Rewriting by Dedicated Flash Programmer

The flash memory can be rewritten by using a dedicated flash programmer after the V850ES/KG2 is mounted on the target system (on-board programming). The flash memory can also be rewritten before the device is mounted on the target system (off-board programming) by using a dedicated program adapter (FA series).

26.4.1 Programming environment

The following shows the environment required for writing programs to the flash memory of the V850ES/KG2.

Figure 26-2. Environment Required for Writing Programs to Flash Memory



A host machine is required for controlling the dedicated flash programmer.

UART0 or CSI00 is used for the interface between the dedicated flash programmer and the V850ES/KG2 to perform writing, erasing, etc. A dedicated program adapter (FA series) is required for off-board writing.

Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.


26.4.2 Communication mode

Communication between the dedicated flash programmer and the V850ES/KG2 is performed by serial communication using the UART0 or CSI00 interfaces of the V850ES/KG2.

(1) UART0


Transfer rate: 9,600 to 153,600 bps





(2) CSI00

Serial clock: 2.4 kHz to 2.5 MHz (MSB first)





(3) CSI00 + HS

Serial clock: 2.4 kHz to 2.5 MHz (MSB first)

www.DataSheet4U.com




Figure 26-5. Communication with Dedicated Flash Programmer (CSI00 + HS)

The dedicated flash programmer outputs the transfer clock, and the V850ES/KG2 operates as a slave.

When the PG-FP4 is used as the dedicated flash programmer, it generates the following signals to the V850ES/KG2. For details, refer to the PG-FP4 User's Manual (U15260E).

PG-FP4			V850ES/KG2	Proce	ssing for Conn	ection
Signal Name	I/O	Pin Function	Pin Name	UART0	CSI00	CSI00 + HS
FLMD0	Output	Write enable/disable	FLMD0	0	0	0
FLMD1	Output	Write enable/disable	FLMD1	ONote 1	ONote 1	ONote 1

FLMD1

 \bigcirc

 \bigcirc

 $\times^{\text{Note 2}}$

 \bigcirc

 \bigcirc

 \bigcirc

×

х

 \bigcirc

 \bigcirc

 $\times^{\rm Note \, 2}$

 \bigcirc

 \bigcirc

O

O

×

 V_{DD}

Vss

X1, X2

RESET

SO00

SI00

SCK00

PCM0

Table 26-4. Signal	Connections	of Dedicated Flash	Programmer	(PG-FP4)

Notes 1. Wire the pin as shown in Figure 26-6, or connect it to GND on board via a pull-down resistor.

2. Connect these pins to supply a clock from the PG-FP4 (wire as shown in Figure 26-6, or create an oscillator on board and supply the clock).

Remark O: Must be connected.

×: Does not have to be connected.

Write enable/disable

Ground

Reset signal

Receive signal

Transmit signal

Transfer clock

communication

VDD voltage generation/voltage monitor

Clock output to V850ES/KG2

Handshake signal for CSI00 + HS

 \bigcirc

 \bigcirc $\times^{\text{Note 2}}$

 \bigcirc

 \bigcirc

 \bigcirc

 \bigcirc

 \bigcirc

FLMD1

VDD

GND

CLK

RESET

SI/RxD

SO/TxD

SCK

HS

Output

_

_

Output

Output

Input

Output

Output

Input

		Table 26-5.	wiring Betw	een v850	:5/K	G2 ar	na PG-FP4				Datas	heet
Pin Config	ration of F	Flash Programmer (PG-FP4)	Pin Name on	With CSI00-HS		With CSI00		With UART0				
Signal Name	I/O	O Pin Function	FA Board	Pin Name	Pin	No.	Pin Name	Pin	No.	Pin Name	Pin	No.
					GC	GF		GC	GF		GC	GF
SI/R×D	Input	Receive signal	SI	P41/SO00/ TXD2	23	25	P41/SO00/ TXD2	23	25	P30/TXD0/ TO02	25	27
SO/TxD	Output	Transmit signal	SO	P40/SI00/ RXD2	22	24	P40/SI00/ RXD2	22	24	P31/RXD0/ INTP7/TO03	26	28
SCK	Output	Transfer clock	SCK	P42/SCK00	24	26	P42/SCK00	24	26	Not needed	Not n	eeded
CLK	Output	Clock to V850ES/KG2	X1	X1	12	14	X1	12	14	X1	12	14
			Х2	X2 ^{Note}	13	15	X2 ^{Note}	13	15	X2 ^{Note}	13	15
/RESET	Output	Reset signal	/RESET	RESET	14	16	RESET	14	16	RESET	14	16
FLMD0	Input	Write voltage	FLMD0	FLMD0	8	10	FLMD0	8	10	FLMD0	8	10
FLMD1	Input	Write voltage	FLMD1	PDL5/AD5/ FLMD1	76	78	PDL5/AD5/ FLMD1	76	78	PDL5/AD5/ FLMD1	76	78
HS	Input	Handshake signal for CSI00 + HS communication	RESERVE/HS	PCM0/ WAIT	61	63	Not needed	Not needed Not needed		Not needed	ed Not needed	
VDD	-	VDD voltage generation/	VDD	VDD	9	11	VDD	9	11	VDD	9	11
		voltage monitor		BVDD	70	72	BVDD	70	72	BVDD	70	72
				EVDD	34	36	EVDD	34	36	EVDD	34	36
				AV _{REF0}	1	3	AV _{REF0}	1	3	AV _{REF0}	1	3
				AV _{REF1}	5	7	AV _{REF1}	5	7	AV _{REF1}	5	7
GND	-	Ground	GND	Vss	11	13	Vss	11	13	Vss	11	13
				AVss	2	4	AVss	2	4	AVss	2	4
				BVss	69	71	BVss	69	71	BVss	69	71
				EVss	33	35	EVss	33	35	EVss	33	35

Table 26-5.	Wiring	Between	V850ES/KG2 a	nd PG-FP4
-------------	--------	---------	--------------	-----------


Note When using the clock out of the flash programmer, connect CLK of the programmer to X1, and connect its inverse signal to X2.

Cautions 1. Be sure to connect the REGC pin in either of the following ways.


- Connect to GND via a 10 μ F capacitor
- Directly connect to VDD
- 2. When connecting the REGC pin to GND via a 10 μ F capacitor, the clock cannot be supplied from the CLK pin of the flash programmer.

Supply the clock by creating an oscillator on the board.

- **Remark** GC: 100-pin plastic LQFP (fine pitch) (14×14)
 - GF: 100-pin plastic QFP (14 × 20)







- 2. This adapter is for a 100-pin plastic LQFP (fine pitch) package.
- 3. This diagram shows the wiring when using a handshake-supporting CSI.





Figure 26-7. Wiring Example of V850ES/KG2 Flash Writing Adapter (FA-100GC-3BA-A) (1/2)



3. This diagram shows the wiring when using a handshake-supporting CSI.

26.4.3 Flash memory control

The following shows the procedure for manipulating the flash memory.

www.DataSheet4U.com




Figure 26-8. Procedure for Manipulating Flash Memory

26.4.4 Selection of communication mode

In the V850ES/KG2, the communication mode is selected by inputting pulses (12 pulses max.) to the FLMD0 pin after switching to the flash memory programming mode. The FLMD0 pulse is generated by the dedicated flash programmer.

The following shows the relationship between the number of pulses and the communication mode.




Figure 26-9. Selection of Communication Mode


Note The number of clocks is as follows depending on the communication mode.


FLMD0 Pulse	Communication Mode	Remarks
0	UART0	Communication rate: 9600 bps (after reset), LSB first
8	CSI00	V850ES/KG2 performs slave operation, MSB first
11	CSI00 + HS	V850ES/KG2 performs slave operation, MSB first
Other	RFU	Setting prohibited

Caution When UART0 is selected, the receive clock is calculated based on the reset command sent from the dedicated flash programmer after receiving the FLMD0 pulse.

26.4.5 Communication commands

The V850ES/KG2 communicates with the dedicated flash programmer by means of commands. The signals sent from the dedicated flash programmer to the V850ES/KG2 are called "commands". The response signals sent from the V850ES/KG2 to the dedicated flash programmer are called "response commands".





The following shows the commands for flash memory control in the V850ES/KG2. All of these commands are issued from the dedicated flash programmer, and the V850ES/KG2 performs the processing corresponding to the commands.

Classification	Command Name	Support			Function
		CSI00	CSI00 + HS	UART0	
Blank check	Block blank check command	0	0	0	Checks if the contents of the memory in the specified block have been correctly erased.
Erase	Chip erase command	0	0	0	Erases the contents of the entire memory.
	Block erase command	0	0	0	Erases the contents of the memory of the specified block.
Write	Write command	0	0	0	Writes the specified address range, and executes a contents verify check.
Verify	Verify command	0	0	0	Compares the contents of memory in the specified address range with data transferred from the flash programmer.
	Checksum command	0	0	0	Reads the checksum in the specified address range.
System setting, control	Silicon signature command	0	0	0	Reads silicon signature information.
	Security setting command	0	0	0	Disables the chip erase command, block erase command, and write command.

Table 26-6. Flash Memory Control Commands

26.4.6 Pin connection


When performing on-board writing, mount a connector on the target system to connect to the dedicated flash programmer. Also, incorporate a function on-board to switch from the normal operation mode to the flash memory programming mode.

In the flash memory programming mode, all the pins not used for flash memory programming become the same status as that immediately after reset. Therefore, pin handling is required when the external device does not acknowledge the status immediately after a reset.

(1) FLMD0 pin

In the normal operation mode, input a voltage of Vss level to the FLMD0 pin. In the flash memory programming mode, supply a write voltage of V_{DD} level to the FLMD0 pin.

Because the FLMD0 pin serves as a write protection pin in the self programming mode, a voltage of V_{DD} level must be supplied to the FLMD0 pin via port control, etc., before writing to the flash memory. For details, refer to **26.5.5 (1) FLMD0 pin**.





(2) FLMD1 pin

When 0 V is input to the FLMD0 pin, the FLMD1 pin does not function. When V_{DD} is supplied to the FLMD0^{Sheet4U.com} pin, the flash memory programming mode is entered, so 0 V must be input to the FLMD1 pin. The following shows an example of the connection of the FLMD1 pin.

Figure 26-12. FLMD1 Pin Connection Example




Table 26-7. Relationship Between FLMD0 and FLMD1 Pins and Operation Mode When Reset Is Released

FLMD0	FLMD1	Operation Mode
0	don't care	Normal operation mode
VDD	0	Flash memory programming mode
V _{DD}	Vdd	Setting prohibited

(3) Serial interface pin

The following shows the pins used by each serial interface.

www.DataSheet4U.com

Serial Interface	Pins Used
UART0	TXD0, RXD0
CSI00	SO00, SI00, SCK00
CSI00 + HS	SO00, SI00, SCK00, PCM0

Table 26-8. Pins Used by Serial Interfaces

When connecting a dedicated flash programmer to a serial interface pin that is connected to another device on-board, care should be taken to avoid conflict of signals and malfunction of the other device.

(a) Conflict of signals

When the dedicated flash programmer (output) is connected to a serial interface pin (input) that is connected to another device (output), a conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the other device or set the other device to the output high-impedance status.




Figure 26-13. Conflict of Signals (Serial Interface Input Pin)

(b) Malfunction of other device

When the dedicated flash programmer (output or input) is connected to a serial interface pin (input or or output) that is connected to another device (input), the signal is output to the other device, causing the device to malfunction. To avoid this, isolate the connection to the other device.




Figure 26-14. Malfunction of Other Device

(4) RESET pin

When the reset signals of the dedicated flash programmer are connected to the RESET pin that is connected to the reset signal generator on-board, a conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the reset signal generator.

When a reset signal is input from the user system in the flash memory programming mode, the programming operation will not be performed correctly. Therefore, do not input signals other than the reset signals from the dedicated flash programmer.




Figure 26-15. Conflict of Signals (RESET Pin)

(5) Port pins (including NMI)

When the system shifts to the flash memory programming mode, all the pins that are not used for flash memory programming are in the same status as that immediately after reset. If the external device connected to each port does not recognize the status of the port immediately after reset, pins require appropriate processing, such as connecting to V_{DD} via a resistor or connecting to V_{SS} via a resistor.

(6) Other signal pins

Connect X1, X2, XT1, XT2, and REGC in the same status as that in the normal operation mode.


(7) Power supply

Supply the same power (VDD, VSS, EVDD, EVSS, AVSS, BVDD, BVSS, AVREF0, AVREF1) as in normal operation mode.

26.5 Rewriting by Self Programming

26.5.1 Overview

The V850ES/KG2 supports a flash macro service that allows the user program to rewrite the internal flash memory by itself. By using this interface and a self programming library that is used to rewrite the flash memory with a user application program, the flash memory can be rewritten by a user application transferred in advance to the internal RAM or external memory. Consequently, the user program can be upgraded and constant data can be rewritten in the field.






26.5.2 Features

(1) Secure self programming (boot swap function)

The V850ES/KG2 supports a boot swap function that can exchange the physical memory (blocks 0 to 3) of boot area 0 with the physical memory (blocks 4 to 7) of boot area 1. By writing the start program to be rewritten to boot area 1 in advance and then swapping the physical memory, the entire area can be safely rewritten even if a power failure occurs during rewriting because the correct user program always exists in boot area 0.





(2) Interrupt support

Instructions cannot be fetched from the flash memory during self programming. Conventionally, therefore, a user handler written to the flash memory could not be used even if an interrupt occurred. Therefore, in the V850ES/KG2, to use an interrupt during self programming, processing transits to the specific address^{Note} in the internal RAM. Allocate the jump instruction that transits processing to the user interrupt servicing at the specific address^{Note} in the internal RAM.

 Note
 NMI interrupt:
 Start address of internal RAM

 Maskable interrupt:
 Start address of internal RAM + 4 addresses

26.5.3 Standard self programming flow

The entire processing to rewrite the flash memory by flash self programming is illustrated below.

www.DataSheet4U.com




Figure 26-18. Standard Self Programming Flow

have to be executed.

26.5.4 Flash functions

www.DataSheet4U.com

Function Name	n Name Outline		
FlashEnv	Initialization of flash control macro	\checkmark	
FlashBlockErase	Erasure of only specified one block	\checkmark	
FlashWordWrite	Writing from specified address	\checkmark	
FlashBlockIVerify	Internal verification of specified block	\checkmark	
FlashBlockBlankCheck	Blank check of specified block	\checkmark	
FlashFLMDCheck	Check of FLMD pin	\checkmark	
FlashGetInfo	Reading of flash information	\checkmark	
FlashSetInfo	Setting of flash information	\checkmark	
FlashBootSwap	Swapping of boot area	\checkmark	
FlashWordRead	Reading data from specified address	\checkmark	

Table 26-9. Main Flash Function List

Remark For details, refer to the V850 Series Flash Memory Self Programming (Single Power Supply Flash Memory) User's Manual.

Contact an NEC Electronics sales representative for the above manual.

26.5.5 Pin processing

(1) FLMD0 pin

The FLMD0 pin is used to set the operation mode when reset is released and to protect the flash memory from being written during self rewriting. It is therefore necessary to keep the voltage applied to the FLMD0 pin at 0 V when reset is released and a normal operation is executed. It is also necessary to apply a voltage of V_{DD} level to the FLMD0 pin during the self programming mode period via port control before the memory is rewritten.

When self programming has been completed, the voltage on the FLMD0 pin must be returned to 0 V.




Figure 26-19. Mode Change Timing

26.5.6 Internal resources used

The following table lists the internal resources used for self programming. These internal resources can also be used freely for purposes other than self programming.

Resource Name	Description
Entry RAM area (internal RAM/external RAM size: 136 bytes)	Routines and parameters used for the flash macro service are located in this area. The entry program and default parameters are copied by calling a library initialization function.
Stack area (stack size: 600 bytes)	An extension of the stack used by the user is used by the library (can be used in both the internal RAM and external RAM).
Library code (code size: Approx. 1600 bytes)	Program entity of library (can be used anywhere other than the flash memory block to be manipulated).
Application program	Executed as user application. Calls flash functions.
Maskable interrupt	Can be used in user application execution status or self programming status. To use this interrupt in the self-programming status, since the processing transits to the address of the internal RAM start address + 4 addresses (3FFB004H), allocate the jump instruction that transits the processing to the user interrupt servicing at the address of the internal RAM start addresses (3FFB004H) in advance.
NMI interrupt	Can be used in user application execution status or self programming status. To use this interrupt in the self-programming status, since the processing transits to the address of the internal RAM start address (3FFB000H), allocate the jump instruction that transits the processing to the user interrupt servicing at the internal RAM start address (3FFB000H) in advance.
TM50, TM51	Because TM50 and TM51 are used in the flash macro service, do not use them in the self programming status. When using TM50 and TM51 after self programming, set them again.

Table 26-10. Internal Resources Used

Remark For details, refer to the V850 Series Flash Memory Self Programming (Single Power Supply Flash Memory) User's Manual.

Contact an NEC Electronics sales representative for the above manual.

The V850ES/KG2 is not provided with an on-chip debug function. However, a pseudo on-chip debug function can be realized by using the on-chip debug emulator (MINICUBE) and debug adapter (QB-V850ESKX1H-DA).

27.1 ROM Security Function


27.1.1 Security ID

The flash memory versions of the V850ES/KG2 perform authentication using a 10-byte ID code to prevent the contents of the flash memory from being read by an unauthorized person during on-chip debugging by the on-chip debug emulator.

Set the ID code in the 10-byte on-chip flash memory area from 0000070H to 0000079H to allow the debugger perform ID authentication.

If the IDs match, the security is released and reading flash memory and using the on-chip debug emulator are enabled.

- Set the 10-byte ID code to 0000070H to 0000079H.
- Bit 7 of 0000079H is the on-chip debug emulator enable flag.
 (0: Disable, 1: Enable)
- When the on-chip debug emulator is started, the debugger requests ID input. When the ID code input on the debugger and the ID code set in 0000070H to 0000079H match, the debugger starts.
- Debugging cannot be performed if the on-chip debug emulator enable flag is 0, even if the ID codes match.



27.1.2 Setting

The following shows how to set the ID code as shown in Table 27-1.

www.DataSheet4U.com

1

When the ID code is set as shown in Table 27-1, the ID code input in the configuration dialog box of the ID850QB is "123456789ABCDEF123D4".

Address	Value
0x70	0x12
0x71	0x34
0x72	0x56
0x73	0x78
0x74	0x9A
0x75	0xBC
0x76	0xDE
0x77	0XF1
0x78	0x23
0x79	0xD4

Table 27-1. ID Code

The ID code can be specified for the device file that supports the CA850 Ver. 2.60 or later and the security ID by the PM+ linker option setting.

Compiler Common Options	
File Startup Link Directive ROM Flash Device	
256M Byte Mode BPC Register: Security ID: 0x123456789ABCDEF123D4	
This edit box can be specified a security ID by hexadecimal. When it is specified, -Xsid option of the linker is set.	
OK Cancel Apply Help	

[Program example (when using CA850 Ver. 2.60 or later)]

www.DataSheet4U.com

```
#-----# SECURITYID (continue ILGOP handler)
#------
.section "SECURITY_ID" --Interrupt handler address 0x70
.word 0x78563412 --0-3 byte code
.word 0xF1DEBC9A --4-7 byte code
.hword 0xD423 --8-9 byte code
Remark Add the above program example to the startup files.
```

27.2 Cautions

- (1) If a reset signal is input (from the target system or a reset signal from an internal reset source) during RUN (program execution), the break function may malfunction.
- (2) Even if the reset signal is masked by the mask function, the I/O buffer (port pin) may be reset if a reset signal is input from a pin.
- (3) Because a software breakpoint set in the internal flash memory is realized by the ROM correction function, it is made temporarily invalid by target reset or internal reset generated by watchdog timer 2. The breakpoint becomes valid again when a hardware break or forced break occurs, but a software break does not occur until then.
- (4) Pin reset during a break is masked and the CPU and peripheral I/O are not reset. If pin reset or internal reset is generated as soon as the flash memory is rewritten by DMA or read by the RAM monitor function while the user program is being executed, the CPU and peripheral I/O may not be correctly reset.

CHAPTER 28 ELECTRICAL SPECIFICATIONS (TARGET)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VDD	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	BVDD	BV _{DD} ≤ V _{DD}	-0.3 to V _{DD} + 0.3 ^{Note}	V
	EVDD	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	AV _{REF0}	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	AV _{REF1}	AV _{REF1} ≤ V _{DD} (D/A output mode) AV _{REF1} = AV _{REF0} = V _{DD} (port mode)	-0.3 to V _{DD} + 0.3^{Note}	V
	Vss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	AVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	٧
	BVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
	EVss	Vss = EVss = BVss = AVss	-0.3 to +0.3	V
Input voltage	VI1	P00 to P06, P30 to P35, P38, P39, P40 to P42, P50 to P55, P90 to P915, RESET, FLMD0	-0.3 to EV _{DD} + 0.3 ^{Note}	V
	Vı2	PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5	-0.3 to BV _{DD} + 0.3 ^{Note}	V
	Vı3	P10, P11	-0.3 to AV _{REF1} + 0.3^{Note}	V
	V _{I4}	P36, P37	-0.3 to +13	V
	V ₁₅	X1, X2, XT1, XT2	-0.3 to V _{DD} + 0.3^{Note}	V
Analog input voltage	VIAN	P70 to P77	-0.3 to AVREF0 + 0.3 ^{Note}	V

Absolute Maximum Ratings (T_A = 25°C) (1/2)

Note Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.

- Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to VDD, VCC, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
 - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

Parameter	Symbol	Conditions		Ratings	Unit
Output current, low	lol	Note	Per pin	20	mA
		P36 to P39		30	mA
		P00 to P06, P30 to P39, P40 to P42	Total of all	35	mA
		P50 to P55, P90 to P915	pins: 70 mA	35	mA
		PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT7	Total of all pins:	35	mA
		PDL0 to PDL15, PDH0 to PDH5	70 mA	35	mA
Output current, high	Іон	Note	Per pin	-10	mA
		P00 to P06, P30 to P35, P40 to P42		-30	mA
		P50 to P55, P90 to P915	pins: –60 mA	-30	mA
		PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT7	Total of all pins:	-30	mA
		PDL0 to PDL15, PDH0 to PDH5	–60 mA	-30	mA
Operating ambient	TA	Normal operation mode		-40 to +85	°C
temperature		Flash programming mode	-40 to +85	°C	
Storage temperature	Tstg			-40 to +125	°C

Absolute Maximum Ratings (T_A = 25°C) (2/2)

Note P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P90 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5

- Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to VDD, VCC, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
 - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

				-			
Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input capacitance	Cı	fx = 1 MHz	P70 to P77			15	pF
I/O capacitance	Сю	Unmeasured pins	Note			15	pF
		returned to 0 V	P36 to P39			20	pF

Note P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P90 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5

Remark fx: Main clock oscillation frequency


Operating Conditions

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{\text{REF1}} \le \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}}^{\text{WWW}} = \text{BV}_{\text{SS}} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Symbol		Conditions			MAX.	Unit
Internal system clock	fclк	In PLL mode	REGC = V _{DD} = 4.5 to 5.5 V	0.25		20	MHz
frequency			REGC = V _{DD} = 4.0 to 5.5 V	0.25		16	MHz
			REGC = 10 μF, V _{DD} = 4.0 to 5.5 V	0.25		16	MHz
			REGC = V _{DD} = 2.7 to 5.5 V	0.25		10	MHz
		In clock-through mode	REGC = 10 μF, V _{DD} = 4.0 to 5.5 V	0.0625		10	MHz
			REGC = V _{DD} = 2.7 to 5.5 V	0.0625		10	MHz
		Operating with subclock	Note		32.768		kHz

Note REGC = V_{DD} = 2.7 to 5.5 V or REGC = 10 μ F, V_{DD} = 4.0 to 5.5 V

Internal System Clock Frequency vs. Supply Voltage



PLL Characteristics (TA = -40 to +85°C, VDD = 2.7 to 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency	fx		2		5	MHz
Output frequency	fxx		8		20	MHz
Lock time	t PLL	After VDD reaches 2.7 V (MIN.)			200	μs


Operating Conditions for EEPROM Emulation


$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{EV}_{\text{SS}$	m
BVss = AVss = 0 V, CL = 50 pF)	

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Internal system clock	fclк	In PLL mode	$REGC = V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	0.25		16	MHz
frequency			$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	0.25		12	MHz
			REGC = 10 μF, V _{DD} = 4.0 to 5.5 V	0.25		6	MHz
		In clock-through	REGC = V _{DD} = 2.7 to 5.5 V	0.25		6	MHz
			$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	0.0625		10	MHz
		REGC = 10 μF, V _{DD} = 4.0 to 5.5 V	0.0625		6	MHz	
		REGC = V _{DD} = 2.7 to 5.5 V	0.0625		6	MHz	
		Operating with subclock	Notes 1, 2		32.768		kHz

Notes 1. REGC = VDD = 2.7 to 5.5 V or REGC = 10 μ F, VDD = 4.0 to 5.5 V

2. Do not stop the main clock.





Main Clock Oscillator Characteristics

www.DataSheet4U.com

Recommended Circuit	Parameter		Conditions	MIN.	TYP.	MAX.	Unit
	Oscillation	In PLL mode	REGC = V _{DD} = 4.5 to 5.5 V	2		5	MHz
	frequency		$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	2		4	MHz
	(fx) ^{Note 1}		REGC = 10 μF, V _{DD} = 4.0 to 5.5 V	2		4	MHz
			REGC = V _{DD} = 2.7 to 5.5 V	2		2.5	MHz
	In clock	In clock	REGC = V _{DD} = 2.7 to 5.5 V	2		10	MHz
		through mode	REGC = 10 μF, V _{DD} = 4.0 to 5.5 V	2		10	MHz
	Oscillation stabilization	After reset is released	OSTS0 = 1		2 ¹⁵ /fx		S
	time ^{Note 2} After STOP me		de is released		Note 3		s

(1) Crystal resonator, ceramic resonator ($T_A = -40$ to $+85^{\circ}C$, $V_{DD} = 2.7$ to 5.5 V, $V_{SS} = 0$ V)


Notes 1. Indicates only oscillator characteristics.

- 2. Time required to stabilize the resonator after reset or STOP mode is released.
- **3.** The value differs depending on the OSTS register settings.

(2) External clock (T_A = -40 to $+85^{\circ}$ C, REGC = V_{DD} = 2.7 to 5.5 V, V_{SS} = 0 V)

Recommended Circuit	Parameter	Conditions		MIN.	TYP.	MAX.	Unit
	X1, X2 input	In PLL mode	REGC = V_{DD} = 4.5 to 5.5 V	2		5	MHz
	frequency		$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	2		4	MHz
	(fx) ^{Note}		REGC = V _{DD} = 2.7 to 5.5 V	2		2.5	MHz
External clock		In clock	REGC = V_{DD} = 2.7 to 5.5 V	2		10	MHz
		through mode					

Note The duty ratio of the input waveform must be within $50\% \pm 5\%$.



- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. When the main clock is stopped and the device is operating on the subclock, wait until the oscillation stabilization time has been secured by the program before switching back to the main clock.
- 3. When REGC = 10 μ F, the supply voltage to the oscillator is the on-chip regulator output (3.6 V (TYP.)). However, the supply voltage to the oscillator is V_{DD} in the following modes.
 - After reset (except during WDTRES1 and oscillation stabilization time)
 - In STOP mode
 - In Sub-IDLE mode

Subclock Oscillator Characteristics

www.DataSheet4U.com

(1) Crystal resonator ($T_A = -40$ to $+85^{\circ}$ C, $V_{DD} = 2.7$ to 5.5 V, $V_{SS} = 0$ V)

Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
XT1 XT2 freque (fxT) ^{Note}	Oscillation frequency (f _{XT}) ^{Note 1}		32	32.768	35	kHz
	Oscillation stabilization time ^{Note 2}			10		S

Notes 1. Indicates only oscillator characteristics.

2. Time required from when V_{DD} reaches oscillation voltage range (2.7 V (MIN.)) to when the crystal resonator stabilizes.

(2) External clock (T_A = -40 to $+85^{\circ}$ C, REGC = V_{DD} = 2.7 to 5.5 V, V_{SS} = 0 V)

Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
XT1 XT2	Input frequency (fxT) ^{Note}	REGC = V _{DD} = 2.7 to 5.5 V	32		35	kHz

Note The duty ratio of the input waveform must be within $50\% \pm 5\%$.

Cautions 1. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. The subclock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the main clock oscillator. Particular care is therefore required with the wiring method when the subclock is used.
- 3. When REGC = 10 μ F, the supply voltage to the oscillator is the on-chip regulator output (3.6 V (TYP.)). However, the supply voltage to the oscillator is V_{DD} in the following modes.
 - After reset (except during WDTRES1 and oscillation stabilization time)
 - In STOP mode
 - In Sub-IDLE mode

DC Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{BV}_{SS} = 0 \text{ V}) (1/4)$

Parameter	Symbol	Condit	MAX.	Unit	
Output current, high	Іон1	Per pin for P00 to P06, P10, F P42, P50 to P55, P90 to P915	-5.0	mA	
		Total of P00 to P06, P30 to P35, P40 to P42	EV _{DD} = 4.0 to 5.5 V	-30	mA
			EV _{DD} = 2.7 to 5.5 V	-15	mA
		Total of P50 to P55, P90 to P915	EV _{DD} = 4.0 to 5.5 V	-30	mA
			EV _{DD} = 2.7 to 5.5 V	-15	mA
	Іон2	Per pin for PCM0 to PCM3, P PCT4, PCT6, PDH0 to PDH5,		-5.0	mA
		Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6	BV _{DD} = 4.0 to 5.5 V	-30	mA
			BV _{DD} = 2.7 to 5.5 V	-15	mA
		Total of PDL0 to PDL15, PDH0 to PDH5	BV _{DD} = 4.0 to 5.5 V	-30	mA
			BV _{DD} = 2.7 to 5.5 V	-15	mA
Output current, low	Iol1	Per pin for P00 to P06, P10, P11, P30 to P35, P40 to P42, P50 to P55, P90 to P915		10	mA
		Per pin for P36 to P39	EV _{DD} = 4.0 to 5.5 V	15	mA
			EV _{DD} = 2.7 to 5.5 V	8	mA
		Total of P00 to P06, P30 to P37, P40 to P42		30	mA
		Total of P38, P39, P50 to P55	30	mA	
	Iol2	Per pin for PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDH0 to PDH5, PDL0 to PDL15		10	mA
		Total of PCM0 to PCM3, PCS PCT4, PCT6	30	mA	
		Total of PDL0 to PDL15, PDH	30	mA	

DC Characteristics

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{\text{REF1}} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (2/4)$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	Note 1	0.7EVDD		EVDD	V
	VIH2	Note 2	0.8EVDD		EVDD	V
	Vінз	Note 3	0.7BVDD		BVDD	V
	VIH4	P70 to P77	0.7AVREF0		AV _{REF0}	V
	VIH5	P10, P11 ^{Note 4}	0.7AVREF1		AV _{REF1}	V
	VIH6	P36, P37	0.7EVDD		12 ^{Note 5}	V
	VIH7	X1, X2, XT1, XT2	Vdd - 0.5		VDD	V
Input voltage, low	VIL1	Note 1	EVss		0.3EVDD	V
	VIL2	Note 2	EVss		0.2EVDD	V
	VIL3	Note 3	BVss		0.3BVDD	V
	VIL4	P70 to P77	AVss		0.3AVREF0	V
	VIL5	P10, P11 ^{Note 4}	AVss		0.3AV _{REF1}	V
	VIL6	P36, P37	EVss		0.3EVDD	V
	VIL7	X1, X2, XT1, XT2	Vss		0.4	V

Notes 1. P00, P01, P30, P41, P98, P911 and their alternate-function pins.

2. RESET, P02 to P06, P31 to P35, P38, P39, P40, P42, P50 to P55, P90 to P97, P99, P910, P912 to P915 and their alternate-function pins.

- **3.** PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5 and their alternate-function pins.
- 4. When used as port pins, set $AV_{REF1} = AV_{REF0} = V_{DD}$.
- 5. When an on-chip pull-up resistor is not specified by a mask option. EVDD when a pull-up resistor is specified.

DC Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ (3/4)

Parameter	Symbol	C	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	Voh1	Note 1	Iон = -2.0 mA, EV _{DD} = 4.0 to 5.5 V	EV _{DD} - 1.0		EVDD	V
		Note 2	Іон = -0.1 mA, EV _{DD} = 2.7 to 5.5 V	EV _{DD} - 0.5		EVDD	V
	V _{OH2}	Note 3	Iон = -2.0 mA, BV _{DD} = 4.0 to 5.5 V	BV _{DD} - 1.0		BVdd	V
		Note 4	Iон = -0.1 mA, BV _{DD} = 2.7 to 5.5 V	BV _{DD} - 0.5		BVdd	V
	Vонз	P10, P11 ^{Note 5}	Іон = -2.0 mA	AV _{REF1} – 1.0		AV _{REF1}	V
			Іон = -0.1 mA	AVREF1 - 0.5		AV _{REF1}	V
Output voltage, low	Vol1	Note 6	IoL = 2.0 mA ^{Note 7}	0		0.8	V
	Vol2	Note 8	$I_{OL} = 2.0 \text{ mA}^{Note 7}$	0		0.8	V
	Vol3	P10, P11 ^{Note 5}	IoL = 2 mA	0		0.8	V
	Vol4	P36 to P39	Io∟ = 15 mA, EV _{DD} = 4.0 to 5.5 V	0		2.0	V
			Io∟ = 8 mA, EV _{DD} = 3.0 to 5.5 V	0		1.0	V
			Io∟ = 5 mA, EV _{DD} = 2.7 to 5.5 V	0		1.0	V
Input leakage current, high	Іцн	$V_{\text{IN}} = V_{\text{DD}}$				3.0	μA
Input leakage current, low	Ilil	$V_{IN} = 0 \ V$				-3.0	μA
Output leakage current, high	Ісон	$V_{O} = V_{DD}$				3.0	μA
Output leakage current, low	ILOL	Vo = 0 V				-3.0	μA
Pull-up resistor	R∟	$V_{IN} = 0 V$		10	30	100	kΩ

Notes 1. Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: $I_{OH} = -30$ mA, total of P50 to P55, P90 to P915 and their alternate-function pins: $I_{OH} = -30$ mA.

- **2.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: $I_{OH} = -15$ mA, total of P50 to P55, P90 to P915 and their alternate-function pins: $I_{OH} = -15$ mA.
- **3.** Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6: $I_{OH} = -30$ mA, total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins: $I_{OH} = -30$ mA.
- **4.** Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6: $I_{OH} = -15$ mA, total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins: $I_{OH} = -15$ mA.
- 5. When used as port pins, set $AV_{REF1} = AV_{REF0} = V_{DD}$.
- **6.** Total of P00 to P06, P30 to P37, P40 to P42 and their alternate-function pins: $I_{OL} = 30$ mA, total of P38, P39, P50 to P55, P90 to P915 and their alternate-function pins: $I_{OL} = 30$ mA.
- 7. Refer to IoL1 for IoL of P36 to P39.
- **8.** Total of PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6 and their alternate-function pins: Io_L = 30 mA, total of PDH0 to PDH5, PDL0 to PDL15 and their alternate-function pins: Io_L = 30 mA.

DC Characteristics

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{\text{REF1}} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{BV}_{SS} = \text{BV}_{SS} = \text{BV}_{SS} = \text{BV}_{SS} = 0 \text{ V}) (4/4)$

Parameter	Symbol	Conditions	MIN.	TYP. ^{Note 2}	MAX.	Unit
Supply current ^{Note 1}	IDD1	Normal operation mode (all peripheral functions operation	ting)			
		fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V_{DD} = 5 V ±10%		55	75	mA
		fxx = 16 MHz (fx = 4 MHz) (in PLL mode) V _{DD} = 5 V \pm 10%, REGC = 10 μ F		34	50	mA
		$f_{XX} = 10 \text{ MHz}$ (in clock-through mode) REGC = V _{DD} = 3 V ±10%		18	37	mA
	IDD2	HALT mode (all peripheral functions operating)				
		fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V_{DD} = 5 V ±10%		29	43	mA
		fxx = 16 MHz (fx = 4 MHz) (in PLL mode) V _{DD} = 5 V \pm 10%, REGC = 10 μ F		17	31	mA
		$f_{XX} = 10 \text{ MHz}$ (in clock-through mode) REGC = V _{DD} = 3 V ±10%		10	17	mA
	Idd3	IDLE mode (watch timer operating)	•	•		•
		fx = 5 MHz (when PLL mode off) REGC = V_{DD} = 5 V ±10%		2.1	3.3	mA
		fx = 4 MHz (when PLL mode off) V _{DD} = 5 V \pm 10%, REGC = 10 μ F		1.5	2.7	mA
		fx = 10 MHz (in clock-through mode) REGC = V_{DD} = 3 V ±10%		1.5	2.7	mA
	IDD4	Subclock operation mode (fxr = 32.768 kHz) Main oscillation stopped		250	420	μA
	IDD5	Sub-IDLE mode (f_{XT} = 32.768 kHz) Watch timer operating, main oscillation stopped		20	75	μA
	IDD6	STOP mode				
		Subclock oscillating		15	60	μA
		Subclock stopped (XT1 = Vss, PSMR.XTSTP bit = 1)		0.1	30	μA
	IDD7	Flash memory erase/write (T _A = -40 to $+85^{\circ}$ C)				
		fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V_{DD} = 5 V $\pm 10\%$		55	75	mA
		fxx = 16 MHz (fx = 4 MHz) (in PLL mode) V_{DD} = 5 V \pm 10%, REGC = 10 μ F		34	50	mA
		$f_{XX} = 10 \text{ MHz}$ (in clock-through mode) REGC = V _{DD} = 3 V ±10%		18	37	mA

Notes 1. Total current of VDD, EVDD, and BVDD (all ports stopped). AVREF0 and AVREF1 are not included.

2. TYP. value of V_{DD} is as follows.

VDD = 5.0 V when VDD = 5 V $\pm10\%$

 V_{DD} = 3.0 V when V_{DD} = 3 V $\pm 10\%$

- Remark fxx: Main clock frequency
 - fx: Main clock oscillation frequency
 - fxT: Subclock frequency


Data Retention Characteristics

www.DataSheet4U.com

STOP Mode ($T_A = -40$ to $+85^{\circ}C$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	VDDDR	STOP mode	2.0		5.5	V
STOP release signal input time	t DREL		0			μs


Caution Shifting to STOP mode and restoring from STOP mode must be performed within the rated operating range.




AC Characteristics

www.DataSheet4U.com


AC Test Input Measurement Points (VDD, AVREFO, EVDD, BVDD)



AC Test Output Measurement Points



Load Conditions




CLKOUT Output Timing

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{\text{REF1}} \le \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}}^{\text{WWW}} = \text{BV}_{\text{SS}} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	ool	Conditions	MIN.	MAX.	Unit
Output cycle	tсүк	<1>		50 ns	30.6 <i>µ</i> s	
High-level width	twкн	<2>	V _{DD} = 4.0 to 5.5 V	tсүк/2 – 17		ns
			V _{DD} = 2.7 to 5.5 V	tсүк/2 – 26		ns
Low-level width	twĸ∟	<3>	V _{DD} = 4.0 to 5.5 V	tсүк/2 – 17		ns
			V _{DD} = 2.7 to 5.5 V	tсук/2 – 26		ns
Rise time	tкв	<4>	V _{DD} = 4.0 to 5.5 V		17	ns
			V _{DD} = 2.7 to 5.5 V		26	ns
Fall time	tĸ⊧	<5>	V _{DD} = 4.0 to 5.5 V		17	ns
			V _{DD} = 2.7 to 5.5 V		26	ns

Clock Timing



Bus Timing

(1) In multiplex bus mode

(a) Read/write cycle (CLKOUT asynchronous)

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$

Parameter	Symbo	ol	Conditions	MIN.	MAX.	Unit
Address setup time (to ASTB \downarrow)	t sast	<6>		(0.5 + tasw)T – 23		ns
Address hold time (from ASTB \downarrow)	t hsta	<7>		(0.5 + tанw)T – 15		ns
Delay time from $\overline{RD}\downarrow$ to address float	t frda	<8>			16	ns
Data input setup time from address	t SAID	<9>			(2 + n + tasw + tahw)T - 40	ns
Data input setup time from $\overline{\mathrm{RD}}\downarrow$	tsrid	<10>			(1 + n)T – 25	ns
Delay time from ASTB \downarrow to $\overline{\text{RD}}$, $\overline{\text{WRm}}\downarrow$	t dstrdwr	<11>		(0.5 + tанw)T – 20		ns
Data input hold time (from \overline{RD})	thrdid	<12>		0		ns
Address output time from $\overline{RD}\uparrow$	t drda	<13>		(1 + i)T – 16		ns
Delay time from RD, WRm↑ to ASTB↑	t DRDWRST	<14>		0.5T – 10		ns
Delay time from \overline{RD} to $ASTB\downarrow$	t DRDST	<15>		(1.5 + i + tasw)T - 10		ns
RD, WRm low-level width	twrdwrl	<16>		(1 + n)T – 10		ns
ASTB high-level width	twsтн	<17>		(1 + i + tasw)T – 25		ns
Data output time from $\overline{WRm}\downarrow$	towrod	<18>			20	ns
Data output setup time (to $\overline{\text{WRm}}$)	tsodwr	<19>		(1 + n)T – 25		ns
Data output hold time (from WRm↑)	thwrod	<20>		T – 15		ns
WAIT setup time (to address)	tsawt1	<21>	n ≥ 1		(1.5 + tasw + tahw)T - 45	ns
	tsawt2	<22>			(1.5 + n + tasw + taнw)T - 45	ns
WAIT hold time (from address)	thawt1	<23>	n ≥ 1	(0.5 + n + tasw + tahw)T		ns
	thawt2	<24>		(1.5 + n + tasw + tahw)T		ns
$\overline{\text{WAIT}}$ setup time (to ASTB \downarrow)	tsstwt1	<25>	n ≥ 1		(1 + tанw)T – 32	ns
	tsstwt2	<26>			(1 + n + tанw)T – 32	ns
WAIT hold time (from ASTB↓)	tHSTWT1	<27>	n ≥ 1	(n + tанw)T		ns
	tHSTWT2	<28>]	(1 + n + tанw)Т		ns

Remarks 1. tasw: Number of address setup wait clocks (0 or 1)

tahw: Number of address hold wait clocks (0 or 1)

- **2.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.
- **4.** m = 0, 1
- 5. i: Number of idle states inserted after a read cycle (0 or 1)
- 6. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Parameter	Symbo	ol	Conditions	MIN.	MAX.	Unit
Address setup time (to ASTB \downarrow)	t sast	<6>		(0.5 + tasw)T - 42		ns
Address hold time (from ASTB \downarrow)	t hsta	<7>		(0.5 + tанw)T – 30		ns
Delay time from $\overline{\mathrm{RD}}\downarrow$ to address float	t frda	<8>			32	ns
Data input setup time from address	t SAID	<9>			(2 + n + tasw + tahw)T - 72	ns
Data input setup time from $\overline{\mathrm{RD}} \downarrow$	tsrid	<10>			(1 + n)T – 40	ns
Delay time from ASTB \downarrow to $\overline{\text{RD}}, \overline{\text{WRm}}\downarrow$	t dstrdwr	<11>		(0.5 + tанw)T – 35		ns
Data input hold time (from $\overline{\text{RD}}$)		<12>		0		ns
Address output time from $\overline{\mathrm{RD}}$	t drda	<13>		(1 + i)T – 32		ns
Delay time from $\overline{\text{RD}}$, $\overline{\text{WRm}}$ to ASTB [↑]	t DRDWRST	<14>		0.5T – 20		ns
Delay time from \overline{RD} to $ASTB\downarrow$	t DRDST	<15>		(1.5 + i + tasw)T – 20		ns
RD, WRm low-level width	twrdwrl	<16>		(1 + n)T – 20		ns
ASTB high-level width	twsтн	<17>		(1 + i + tasw)T – 50		ns
Data output time from $\overline{WRm}\downarrow$	towrod	<18>			35	ns
Data output setup time (to $\overline{\text{WRm}}$)	tsodwr	<19>		(1 + n)T – 40		ns
Data output hold time (from $\overline{\text{WRm}}^\uparrow$)	thwrod	<20>		T – 30		ns
WAIT setup time (to address)	tsawt1	<21>	n ≥ 1		(1.5 + tasw + tahw)T - 80	ns
	tsawt2	<22>			(1.5 + n + tasw + tahw)T - 80	ns
WAIT hold time (from address)	thawt1	<23>	n ≥ 1	(0.5 + n + tasw + taнw)Т		ns
	thawt2	<24>		(1.5 + n + tasw + taнw)Т		ns
$\overline{\text{WAIT}}$ setup time (to ASTB \downarrow)	tsstwt1	<25>	n ≥ 1		(1 + tанw)T – 60	ns
	tsstwt2	<26>			(1 + n + tанw)T – 60	ns
WAIT hold time (from ASTB↓)	tHSTWT1	<27>	n ≥ 1	(n + tанw)T		ns
	tHSTWT2	<28>		(1 + n + tанw)Т		ns

$(T_A = -40 \text{ to } +85^{\circ}C, V_{DD} = EV_{DD} = AV_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le BV_{DD} \le V_{DD}, 2.7 \text{ V} \le AV_{REF1} \le V_{DD}$	
BVss = AVss = 0 V, CL = 50 pF) (2/2)	www.DataSheet4U.com

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0 to 3).

• 70 ns < 1/fcpu < 84 ns

Set an address setup wait (AWC.ASWk bit = 1).

• 62.5 ns < 1/fcpu < 70 ns


Set an address setup wait (ASWk bit = 1) and address hold wait (AWC.AHWk bit = 1).

Remarks 1. tasw: Number of address setup wait clocks (0 or 1)


tanw: Number of address hold wait clocks (0 or 1)

- 2. T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.
- **4.** m = 0, 1
- 5. i: Number of idle states inserted after a read cycle (0 or 1)
- 6. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Read Cycle (CLKOUT Asynchronous): In Multiplex Bus Mode



Write Cycle (CLKOUT Asynchronous): In Multiplex Bus Mode



(b) Read/write cycle (CLKOUT synchronous): In multiplex bus mode

www.DataSheet4U.com

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	t dka	<29>		0	19	ns
Delay time from CLKOUT↑ to address float	tfka	<30>		0	14	ns
Delay time from CLKOUT \downarrow to ASTB	t DKST	<31>		0	23	ns
Delay time from CLKOUT \uparrow to $\overline{\text{RD}}$, $\overline{\text{WRm}}$	t dkrdwr	<32>		-22	0	ns
Data input setup time (to CLKOUT [↑])	t sidk	<33>		15		ns
Data input hold time (from CLKOUT \uparrow)	tнкір	<34>		0		ns
Data output delay time from CLKOUT [↑]	tокор	<35>			19	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT \downarrow)	tswтк	<36>		15		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT \downarrow)	tнкwт	<37>		0		ns

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$

Remarks 1. m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.


$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (2/2)$

Parameter	Syml	bol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	t dka	<29>		0	19	ns
Delay time from CLKOUT↑ to address	tғка	<30>		0	18	ns
float						
Delay time from CLKOUT \downarrow to ASTB	t DKST	<31>		0	55	ns
Delay time from CLKOUT↑ to RD, WRm	t dkrdwr	<32>		-22	0	ns
Data input setup time (to CLKOUT↑)	tsidk	<33>		30		ns
Data input hold time (from CLKOUT [↑])	tнкір	<34>		0		ns
Data output delay time from CLKOUT↑	tокор	<35>			19	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT \downarrow)	tswтк	<36>		25		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT \downarrow)	tнкwт	<37>		0		ns


Remarks 1. m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Read Cycle (CLKOUT Synchronous): In Multiplex Bus Mode



Write Cycle (CLKOUT Synchronous): In Multiplex Bus Mode



(2) In separate bus mode

(a) Read cycle (CLKOUT asynchronous): In separate bus mode

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{RD}\downarrow$)	t sard	<38>		(0.5 + tasw)T – 50		ns
Address hold time (from $\overline{RD}\uparrow$)	thard	<39>		iT – 13		ns
RD low-level width	twrdl	<40>		(1.5 + n + tанw)T – 15		ns
Data setup time (to $\overline{RD}\uparrow$)	tsisd	<41>		30		ns
Data hold time (from $\overline{RD}\uparrow$)	thisd	<42>		0		ns
Data setup time (to address)	tsaid	<43>			(2 + n + tasw + tahw)T - 65	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{RD}}\downarrow$)	tsrdwt1	<44>	n ≥ 1		(0.5 + tанw)T – 32	ns
	tsrdwt2	<45>			(0.5 + n + tанw)T – 32	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{RD}}\downarrow$)	thrdwt1	<46>	n ≥ 1	(n – 0.5 + tанw)T		ns
	thrdwt2	<47>	-	(n + 0.5 + tанw)T		ns
WAIT setup time (to address)	tsawt1	<48>	n ≥ 1		(1 + tasw + taнw)T – 65	ns
	tsawt2	<49>	1		(1 + n + tasw + tahw)T - 65	ns
WAIT hold time (from address)	thawt1	<50>	n ≥ 1	(n + tasw + taнw)T		ns
	thawt2	<51>	1	(1 + n + tasw + taнw)T		ns

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF} (1/2)$

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0 to 3).

• 1/fcpu < 100 ns

Set an address setup wait (ASWk bit = 1).

- **Remarks 1.** tasw: Number of address setup wait clocks (0 or 1) tahw: Number of address hold wait clocks (0 or 1)
 - **2.** T = 1/fcpu (fcpu: CPU operating clock frequency)
 - **3.** n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted
 - **4.** i: Number of idle states inserted after a read cycle (0 or 1)
 - 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Parameter	Symb	lool	Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{RD}\downarrow$)	tsard	<38>		(0.5 + tasw)T - 100		ns
Address hold time (from $\overline{RD}\uparrow$)	thard	<39>		iT – 26		ns
RD low-level width	twrdl	<40>		(1.5 + n + tанw)T – 30		ns
Data setup time (to \overline{RD})	tsisd	<41>		60		ns
Data hold time (from $\overline{RD}\uparrow$)	thisd	<42>		0		ns
Data setup time (to address)	tsaid	<43>			(2 + n + tasw + tahw)T - 120	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{RD}}\downarrow$)	tsrdwt1	<44>	n ≥ 1		(0.5 + tанw)T – 50	ns
	tsrdwt2	<45>			(0.5 + n + tанw)T – 50	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{RD}}\downarrow$)	thrdwt1	<46>	n ≥ 1	(n – 0.5 + tанw)Т		ns
	thrdwt2	<47>		(n + 0.5 + tанw)Т		ns
WAIT setup time (to address)	tsawt1	<48>	n ≥ 1		(1 + tasw + tahw)T – 130	ns
	tsawt2	<49>			(1 + n + tasw + tahw)T - 130	ns
WAIT hold time (from address)	thawt1	<50>	n ≥ 1	(n + tasw + taнw)T		ns
	thawt2	<51>		(1 + n + tasw + tahw)T		ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{Vss} = \text{EVss} = \text{BVss} = 0 \text{ V}, \text{CL} = 50 \text{ pF} (2/2)$

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0 to 3).


1/fcPU < 200 ns Set an address setup wait (ASWk bit = 1).

Remarks 1. tasw: Number of address setup wait clocks (0 or 1)

tanw: Number of address hold wait clocks (0 or 1)

- **2.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycle
 The sampling timing changes when a programmable wait is inserted.
- 4. i: Number of idle states inserted after a read cycle (0 or 1)
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Read Cycle (CLKOUT Asynchronous): In Separate Bus Mode



(b) Write cycle (CLKOUT asynchronous): In separate bus mode

www.DataSheet4U.com

Parameter	Symb	loi	Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{\text{WRm}}\downarrow$)	t sawr	<52>		(1 + tasw + taнw)T – 60		ns
Address hold time (from \overline{WRm})	t HAWR	<53>		0.5T – 10		ns
WRm low-level width	twwRL	<54>		(0.5 + n)T – 10		ns
Delay time from $\overline{WRm} \downarrow$ to data output	toosdw	<55>		-5		ns
Data setup time (to \overline{WRm})	tsosdw	<56>		(0.5 + n)T – 20		ns
Data hold time (from $\overline{\text{WRm}}$)	tHOSDW	<57>		0.5T – 20		ns
Data setup time (to address)	t SAOD	<58>		(1 + tasw + taнw)T – 30		ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{WRm}}\downarrow$)	tswrwr1	<59>	n ≥ 1	30		ns
	tswrwt2	<60>			nT – 30	ns
WAIT hold time (from $\overline{\text{WRm}}\downarrow$)	thwrwt1	<61>	n ≥ 1	0		ns
	thwrwt2	<62>		nT		ns
WAIT setup time (to address)	tsawt1	<63>	n ≥ 1		(1 + tasw + taнw)T – 45	ns
	tsawt2	<64>]		(1 + n + tasw + taнw)T – 45	ns
WAIT hold time (from address)	thawt1	<65>	n ≥ 1	(n + tasw + taнw)T		ns
	thawt2	<66>	1	(1 + n + tasw + taнw)T		ns

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF} (1/2)$

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0 to 3).

1/fcpu < 60 ns
 Set an address setup wait (ASWk bit = 1).

Remarks 1. m = 0, 1

- tasw: Number of address setup wait clocks (0 or 1) tahw: Number of address hold wait clocks (0 or 1)
- **3.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{\text{WRm}}\downarrow$)	t sawr	<52>		(1 + tasw + tанw)T – 100		ns
Address hold time (from $\overline{\text{WRm}}^\uparrow$)	thawr	<53>		0.5T – 10		ns
WRm low-level width	twwRL	<54>		(0.5 + n)T – 10		ns
Delay time from $\overline{\mathrm{WRm}} \downarrow$ to data output	toosdw	<55>		-5		ns
Data setup time (to \overline{WRm})	tsosdw	<56>		(0.5 + n)T – 35		ns
Data hold time (from $\overline{\text{WRm}}$)	thosdw	<57>		0.5T – 35		ns
Data setup time (to address)	t saod	<58>		(1 + tasw + taнw)T – 55		ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{WRm}}\downarrow$)	tswrwr1	<59>	n ≥ 1	50		ns
	tswrwt2	<60>			nT – 50	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{WRm}}\downarrow$)	thwrwr1	<61>	n ≥ 1	0		ns
	thwrwt2	<62>		nT		ns
WAIT setup time (to address)	tsawt1	<63>	n ≥ 1		(1 + tasw + tahw)T – 100	ns
	tsawt2	<64>			(1 + n + tasw + tahw)T - 100	ns
WAIT hold time (from address)	thawt1	<65>	n ≥ 1	(n + tasw + taнw)T		ns
	thawt2	<66>		(1 + n + tasw + taнw)T		ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{Vss} = \text{EV}_{ss} = \text{BV}_{ss} = \text{AV}_{ss} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$ (2/2)


Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0 to 3).

1/fcpu < 100 ns Set an address setup wait (ASWk bit = 1).

Remarks 1. m = 0, 1

- 2. tasw: Number of address setup wait clocks (0 or 1) tahw: Number of address hold wait clocks (0 or 1)
- **3.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.
- 5. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Write Cycle (CLKOUT Asynchronous): In Separate Bus Mode



(c) Read cycle (CLKOUT synchronous): In separate bus mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = 1000 \text{ cm}^{-1} \text{ cm}^{$
BVss = AVss = 0 V, C∟ = 50 pF) (1/2)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	t dksa	<67>		0	35	ns
Data input setup time (to CLKOUT↑)	t sisdk	<68>		15		ns
Data input hold time (from CLKOUT [↑])	t HKISD	<69>		0		ns
Delay time from CLKOUT↓↑ to RD	t DKSR	<70>		0	6	ns
WAIT setup time (to CLKOUT [↑])	tswтк	<71>		20		ns
WAIT hold time (from CLKOUT [↑])	tнкwт	<72>		0		ns


Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = 10^{\circ}\text{C}$
BVss = AVss = 0 V, CL = 50 pF) (2/2)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	t dksa	<67>		0	65	ns
Data input setup time (to CLKOUT↑)	t sisdk	<68>		30		ns
Data input hold time (from CLKOUT [↑])	t hkisd	<69>		0		ns
Delay time from CLKOUT↓↑ to RD	t dksr	<70>		0	10	ns
WAIT setup time (to CLKOUT [↑])	tswтк	<71>		40		ns
WAIT hold time (from CLKOUT↑)	tнкwт	<72>		0		ns

Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.





(d) Write cycle (CLKOUT synchronous): In separate bus mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = 1000 \text{ cm}^{-1}\text{C}^{$	
BVss = AVss = 0 V, CL = 50 pF) (1/2)	

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	t dksa	<73>		0	35	ns
Data output delay time from CLKOUT↑	t dksd	<74>		0	10	ns
Delay time from CLKOUT $\uparrow\downarrow$ to $\overline{\text{WRm}}$	t oksw	<75>		0	10	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT [↑])	t swтк	<76>		20		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT [↑])	tнкwт	<77>		0		ns

Remarks 1. m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.


 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (2/2)$

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address, CS	t dksa	<73>		0	65	ns
Data output delay time from CLKOUT1	t dksd	<74>		0	15	ns
Delay time from CLKOUT $\uparrow \downarrow$ to WRm	t DKSW	<75>		0	15	ns
WAIT setup time (to CLKOUT [↑])	tswтк	<76>		40		ns
WAIT hold time (from CLKOUT [↑])	tнкwт	<77>		0		ns

Remarks 1. m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Write Cycle (CLKOUT Synchronous): In Separate Bus Mode



(3) Bus hold

(a) CLKOUT asynchronous

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 4.0 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 10^{\circ}\text{C}, \text{V}_{\text{SS}} =$	=
BVss = AVss = 0 V, CL = 50 pF) (1/2)	

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
HLDRQ high-level width	twнqн	<78>		T + 10		ns
HLDAK low-level width	t WHAL	<79>		T – 15		ns
Delay time from $\overline{\text{HLDAK}} \uparrow$ to bus output	t dhac	<80>		-40		ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDAK}}\downarrow$	tdhqha1	<81>			(2n + 7.5)T + 40	ns
Delay time from HLDRQ↑ to HLDAK↑	tdhqha2	<82>		0.5T	1.5T + 40	ns

Remarks 1. T = 1/fcPU (fcPU: CPU operating clock frequency)

2. n: Number of wait clocks inserted in the bus cycle

The sampling timing changes when a programmable wait is inserted.

3. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

(T_A = -40 to +85°C, V_D = EV_D = AV_{REF0} = 2.7 to 5.5 V, 2.7 V ≤ BV_D ≤ V_D, 2.7 V ≤ AV_{REF1} ≤ V_D, V_S = EV_S = BVss = AVss = 0 V, CL = 50 pF) (2/2)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
HLDRQ high-level width	twнqн	<78>		T + 10		ns
HLDAK low-level width	twhal	<79>		T – 15		ns
Delay time from HLDAK↑ to bus output	t dhac	<80>		-80		ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDAK}}\downarrow$	tdhqha1	<81>			(2n + 7.5)T + 70	ns
Delay time from $\overline{\text{HLDRQ}}\uparrow$ to $\overline{\text{HLDAK}}\uparrow$	tdhqha2	<82>		0.5T	1.5T + 70	ns


Remarks 1. T = 1/fcPU (fcPU: CPU operating clock frequency)

2. n: Number of wait clocks inserted in the bus cycle

The sampling timing changes when a programmable wait is inserted.

3. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Bus Hold (CLKOUT Asynchronous)



(b) CLKOUT synchronous

Delay time from CLKOUT↑ to HLDAK

20

ns

BVss = AVss = 0 V, CL = 50 pF) (1/2)						
Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
HLDRQ setup time (to CLKOUT↓)	tsнак	<83>		15		ns
$\overline{\text{HLDRQ}}$ hold time (from CLKOUT \downarrow)	tнкнq	<84>		0		ns
Delay time from CLKOUT↑ to bus float	t dkf	<85>			20	ns

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 4.0 \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 4.0 \text{ V} \le \text{AV}_{\text{REF1}} \le \text{V}_{DD}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 10^{\circ}\text{C}, \text{V}_{\text{SS}} =$

<86> **Remark** The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.


tdkha

(T_A = -40 to +85°C, V_D = EV_D = AV_{REF0} = 2.7 to 5.5 V, 2.7 V ≤ BV_D ≤ V_D, 2.7 V ≤ AV_{REF1} ≤ V_D, V_S = EV_S = BVss = AVss = 0 V, CL = 50 pF) (2/2)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
\overline{HLDRQ} setup time (to CLKOUT \downarrow)	tsнак	<83>		25		ns
HLDRQ hold time (from CLKOUT↓)	tнкнq	<84>		0		ns
Delay time from CLKOUT \uparrow to bus float	t dkf	<85>			40	ns
Delay time from CLKOUT↑ to HLDAK	t dkha	<86>			40	ns

Remark The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Bus Hold (CLKOUT Synchronous)



Basic Operation

(1) Reset/external interrupt timing

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$

Parameter	Sym	ibol		Conditions	MIN.	MAX.	Unit
RESET low-level width	twrsl1	<87>	Reset in po	ower-on status	2		μs
	twrsl2	<88>	Power-on r	reset when REGC = VDD	2		μs
			Note	tvr > 150 μs	10		μs
				tvr ≤ 150 <i>μ</i> s	40		μs
NMI high-level width	twnih	<89>	Analog nois	se elimination	1		μs
NMI low-level width	twni∟	<90>	Analog nois	se elimination	1		μs
INTPn high-level width	twittн	<91>	n = 0 to 7 (analog noise elimination)	600		ns
			n = 3 (whei	n digital noise elimination selected)	Ni × tismp + 200		ns
INTPn low-level width	twi⊤∟	<92>	n = 0 to 7 (analog noise elimination)	600		ns
			n = 3 (whe	n digital noise elimination selected)	Ni × tismp + 200		ns
ADTRG high-level width	twadh	<93>	REGC = V	op = 4.0 to 5.5 V	T + 50		ns
			$V_{DD} = 4.0$ to	ο 5.5 V, REGC = 10 μF	T + 100		ns
			REGC = V	op = 2.7 to 5.5 V	T + 100		ns
ADTRG low-level width	twadl	<94>	REGC = V	REGC = V _{DD} = 4.0 to 5.5 V			ns
			$V_{DD} = 4.0$ to	ο 5.5 V, REGC = 10 μF	T + 100		ns
			REGC = V	op = 2.7 to 5.5 V	T + 100		ns


Note Power-on reset when REGC = 10 μ F

Remarks 1. tvR: Time required for VDD to rise from 0 V to 4.0 V (= operation lower-limit voltage)

Ni: Number of samplings set with the NFC.NFSTS bit

- tISMP: Digital noise elimination sampling clock cycle of INTP3 pin
- T: A/D base clock cycle (fAD)
- **2.** The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

Reset/Interrupt



Timer Timing

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \leq \text{BV}_{DD} \leq \text{V}_{DD}, 2.7 \text{ V} \leq \text{AV}_{\text{REF1}} \leq \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Syr	nbol	Conditions	MIN.	MAX.	Unit
TI0n high-level width	tтюн	<95>	REGC = V _{DD} = 4.5 to 5.5 V	2T _{smp0} + 100 ^{Note 1}		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	2T _{smp0} + 200 ^{Note 1}		ns
TI0n low-level width	t⊤ıo∟	<96>	REGC = V _{DD} = 4.5 to 5.5 V	2T _{smp0} + 100 ^{Note 1}		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	2T _{smp0} + 200 ^{Note 1}		ns
TI5m high-level width	tтіsн	<97>	REGC = V _{DD} = 4.5 to 5.5 V	50		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	100		ns
TI5m low-level width	t⊤i5L	<98>	REGC = V _{DD} = 4.5 to 5.5 V	50		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	100		ns
TIP0m high-level width	tтірн	<99>	REGC = V _{DD} = 4.5 to 5.5 V	$np \times T_{\text{smpp}} + 100^{\text{Note 2}}$		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	$np \times T_{\text{smpp}} + 200^{\text{Note 2}}$		ns
TIP0m low-level width	t TIPL	<100>	REGC = V _{DD} = 4.5 to 5.5 V	$np \times T_{\text{smpp}} + 100^{\text{Note 2}}$		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	$np \times T_{smpp} + 200^{\text{Note 2}}$		ns

Notes 1. T_{smp0}: Timer 0 count clock cycle

However, $T_{smp0} = 4/f_{XX}$ when TIOn is used as an external clock.

2. np: Number of sampling clocks set by the PmNFC.PmNFSTS bit

T_{smpp}: Digital noise elimination sampling clock cycle of TIP0m pin


If TIP00 is used as an external clock or an external clear, however, $T_{smpp} = 0$ (digital noise is not eliminated).

Remarks 1. n = 00, 01, 10, 11, 20, 21, 30, 31

m = 0, 1

2. The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

Timer Input Timing



UART Timing

(T_A = -40 to +85°C, V_{DD} = EV_{DD} = AV_{REF0} = 2.7 to 5.5 V, 2.7 V \leq BV_{DD} \leq V_{DD}, 2.7 V \leq AV_{REF1} \leq V_{DD}, V_{SS} = EV_{SS} = BV_{SS} = BV_{SS} = 0 V, C_L = 50 pF)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Transmit rate				312.5	kbps
ASCK0 frequency		REGC = V _{DD} = 4.5 to 5.5 V		12	MHz
		REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V		6	MHz

CSI0 Timing

(1) Master mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	tkcy1	<101>	REGC = V_{DD} = 4.0 to 5.5 V	200		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	400		ns
SCK0n high-/low-level width	tкнı, tĸ∟ı	<102>		tkcy1/2-30		ns
SI0n setup time (to SCK0n)	tsik1	<103>	REGC = V_{DD} = 4.0 to 5.5 V	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	50		ns
SI0n hold time (from SCK0n)	tksi1	<104>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	50		ns
Delay time from SCK0n to SO0n	tkso1	<105>	REGC = V_{DD} = 4.0 to 5.5 V		30	ns
output			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V		60	ns


Remark n = 0, 1

(2) Slave mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	t ксү2	<101>	REGC = V _{DD} = 4.0 to 5.5 V	200		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	400		ns
SCK0n high-/low-level width	tкн2, tкL2	<102>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	45		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	90		ns
SI0n setup time (to SCK0n)	tsik2	<103>	REGC = V_{DD} = 4.0 to 5.5 V	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	60		ns
SI0n hold time (from SCK0n)	tksi2	<104>	REGC = V _{DD} = 4.0 to 5.5 V	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	60		ns
Delay time from SCK0n to SO0n	tkso2	<105>	REGC = V _{DD} = 4.0 to 5.5 V		50	ns
output			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V		100	ns

Remark n = 0, 1



CSIA Timing

(1) Master mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	tксүз	<106>	REGC = V _{DD} = 4.0 to 5.5 V	500		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	1000		ns
SCKAn high-/low-level width	tкнз, tк∟з	<107>		tксүз/2 — 30		ns
SIAn setup time (to SCKAn↑)	tsık3	<108>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	60		ns
SIAn hold time (from $\overline{\text{SCKAn}}$)	tหรเช	<109>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	30		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	60		ns
Delay time from $\overline{SCKAn}\downarrow$ to $SOAn$	tкsoз	<110>	REGC = V _{DD} = 4.0 to 5.5 V		30	ns
output			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V		60	ns

Remark n = 0, 1


(2) Slave mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$

Parameter	Sym	npol	Conditions	MIN.	MAX.	Unit
SCKAn cycle time	tkCY4	<106>	REGC = V_{DD} = 4.0 to 5.5 V	840		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	1700		ns
SCKAn high-/low-level width	tkh4, tkl4	<107>		tkcy4/2 - 30		ns
SIAn setup time (to SCKAn↑)	tsiĸ4	<108>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	50		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	100		ns
SIAn hold time (from $\overline{\text{SCKAn}}$)	tksi4	<109>	REGC = V _{DD} = 4.0 to 5.5 V	tcv×2+15 ^{Note}		ns
			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V	tcy×2+30 ^{Note}		ns
Delay time from $\overline{SCKAn}\downarrow$ to SOAn	tkso4	<110>	REGC = V _{DD} = 4.0 to 5.5 V		$t_{CY} imes 2 + 30^{Note}$	ns
output			REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V, REGC = V _{DD} = 2.7 to 5.5 V		$t_{CY} \times 2 + 60^{Note}$	ns

Note tcy: fscka cycle

Remark n = 0, 1



I²C Bus Mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}$


Parameter		Symbol		Norma	al Mode	High-Spe	ed Mode	Unit	
				MIN.	MAX.	MIN.	MAX.		
SCL0 clock fre	quency	fськ		0	100	0	400	kHz	
Bus free time		t BUF	<111>	4.7	-	1.3	_	μs	
(Between start	and stop conditions)								
Hold time ^{Note 1}		thd:sta	<112>	4.0	-	0.6	-	μs	
SCL0 clock low	/-level width	t∟ow	<113>	4.7	-	1.3	_	μs	
SCL0 clock hig	h-level width	tніgн	<114>	4.0	-	0.6	_	μs	
Setup time for a conditions	start/restart	tsu:sta	<115>	4.7	-	0.6	-	μs	
Data hold time	CBUS compatible master	thd:dat	<116>	5.0	_	-	_	μs	
	I ² C mode			0 ^{Note 2}	_	0 ^{Note 2}	0.9 ^{Note 3}	μs	
Data setup time	9	tsu:dat	<117>	250	-	100 ^{Note 4}	_	ns	
SDA0 and SCL	0 signal rise time	tR	<118>	-	1000	20 + 0.1Cb ^{Note 5}	300	ns	
SDA0 and SCL	0 signal fall time	t⊧	<119>	-	300	20 + 0.1Cb ^{Note 5}	300	ns	
Stop condition	setup time	tsu:sto	<120>	4.0	-	0.6	_	μs	
Pulse width of a input filter	spike suppressed by	tsp	<121>	-	-	0	50	ns	
Capacitance lo	ad of each bus line	Cb		_	400	-	400	pF	

Notes 1. At the start condition, the first clock pulse is generated after the hold time.

- 2. The system requires a minimum of 300 ns hold time internally for the SDA0 signal (at VIHmin. of SCL0 signal) in order to occupy the undefined area at the falling edge of SCL0.
- **3.** If the system does not extend the SCL0 signal low hold time (tLOW), only the maximum data hold time (tHD:DAT) needs to be satisfied.
- **4.** The high-speed mode l²C bus can be used in the normal-mode l²C bus system. In this case, set the high-speed mode l²C bus so that it meets the following conditions.
 - If the system does not extend the SCL0 signal's low state hold time: tsu:DAT $\geq 250~\text{ns}$
 - If the system extends the SCL0 signal's low state hold time: Transmit the following data bit to the SDA0 line prior to the SCL0 line release ($t_{Rmax.} + t_{SU:DAT} = 1000 + 250 = 1250$ ns: Normal mode I²C bus specification).
- 5. Cb: Total capacitance of one bus line (unit: pF)

I²C Bus Mode

www.DataSheet4U.com



A/D Converter

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{REF1} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Condi	tions	MIN.	TYP.	MAX.	Unit
Resolution				10	10	10	bit
Overall error ^{Note 1}	AINL	$4.0 \le AV_{\text{REF0}} \le 5.5 \text{ V}$			±0.2	±0.4	%FSR
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±0.3	±0.6	%FSR
Conversion time	t CONV	$4.5 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$	High-speed mode	3.0		100	μs
			Normal mode	14.0		100	μs
		$4.0 \leq AV_{\text{REF0}} \leq 4.5 \text{ V}$	High-speed mode	4.8		100	μs
			Normal mode	14.0		100	μs
		$2.85 \leq AV_{\text{REF0}} \leq 4.0 \ V$	High-speed mode	6.0		100	μs
			Normal mode	17.0		100	μs
		$2.7 \leq AV_{\text{REF0}} \leq 2.85 \text{ V}$	High-speed mode	14.0		100	μs
			Normal mode	17.0		100	μs
Zero-scale error ^{Note 1}	Ezs	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$				±0.4	%FSR
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \ V$				±0.6	%FSR
Full-scale error ^{Note 1}	Efs	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$				±0.4	%FSR
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \ V$				±0.6	%FSR
Non-linearity error ^{Note 2}	ILE	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$				±2.5	LSB
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$				±4.5	LSB
Differential linearity error ^{Note 2}	earity error ^{Note 2} DLE $4.0 \le AV_{REF0} \le 5.5 V$					±1.5	LSB
		$2.7 \le AV_{\text{REF0}} \le 4.0 \text{ V}$				±2.0	LSB
Analog input voltage	VIAN			0		AV _{REF0}	V
AVREFO current	IA REF0	When using A/D converter			1.3	2.5	mA
		When not using A/D co	When not using A/D converter ^{Note 3}		1.0	10	μA

Notes 1. Excluding quantization error (±0.05 %FSR).

2. Excluding quantization error (±0.5 LSB).

3. ADM.ADCS bit = 0, ADM.ADCS2 bit = 0

Remark LSB: Least Significant Bit

FSR: Full Scale Range

D/A Converter

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{\text{REF1}} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution						8	bit
Overall error ^{Notes 1, 2}		Load condition = 2 M Ω				1.2	%FSR
		Load condition	on = 4 M Ω			0.8	%FSR
		Load conditi	on = 10 MΩ			0.6	%FSR
Settling time ^{Note 2}		C = 30 pF	V _{DD} = 4.5 to 5.5 V			10	μs
			V _{DD} = 2.7 to 4.5 V			15	μs
Output resistance ^{Note 3}	Ro	Output data: DACSn register = 55H			8		kΩ
AVREF1 current ^{Note 4}	IAV _{REF1}	During D/A conversion			1.5	3.0	mA
		When D/A co	onversion stopped		1.0	10	μA

Notes 1. Excluding quantization error (±0.2 %FSR).

2. R is the D/A converter output pin load resistance, and C is the D/A converter output pin load capacitance.

- 3. Value of 1 channel of D/A converter
- 4. Value of 2 channels of D/A converter

Remark n = 0, 1

Flash Memory Programming Characteristics

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{\text{REF0}} = 2.7 \text{ to } 5.5 \text{ V}, 2.7 \text{ V} \le \text{BV}_{DD} \le \text{V}_{DD}, 2.7 \text{ V} \le \text{AV}_{\text{REF1}} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{BV}_{SS} = \text{BV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, C_{L} = 50 \text{ pF}$

(1) Basic characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Programming operation		REGC = V _{DD} = 4.5 to 5.5 V	2		20	MHz
frequency		REGC = V _{DD} = 4.0 to 5.5 V	2		16	MHz
		REGC = 10 μ F, V _{DD} = 4.0 to 5.5 V	2		16	MHz
		REGC = V _{DD} = 2.7 to 5.5 V	2		10	MHz
Supply voltage	Vdd		2.7		5.5	V
Number of rewrites	CERWR	Note 1		100		Times
Programming temperature	t PRG	Note 2	-40		+85	°C

Notes 1. When writing initially to shipped products, it is counted as one rewrite for both "erase to write" and "write only".


Example (P: Write, E: Erase) Shipped product $\longrightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$: 3 rewrites Shipped product $\rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$: 3 rewrites

2. These values may change after evaluation.


(2) Serial write operation characteristics

Parameter	Sym	nbol	Conditions	MIN.	TYP.	MAX.	Unit
Setup time from VDD \uparrow to FLMD0 \uparrow	tDP	<122>		10 ms		3 s	
Time from RESET↑ to FLMD0 pulse input start	t RP	<123>		66611.2/fx			S
FLMD0 pulse high-/low-level width	tew	<124>		10		100	μs
FLMD0 pulse rise time	t⊓	<125>				50	ns
FLMD0 pulse fall time	t⊧	<126>				50	ns

Serial Write Operation Timing



100-PIN PLASTIC QFP (14x20)




NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
А	23.2±0.2
В	20.0±0.2
С	14.0±0.2
D	17.2±0.2
F	0.825
G	0.575
н	$0.32^{+0.08}_{-0.07}$
Ι	0.13
J	0.65 (T.P.)
К	1.6±0.2
L	0.8±0.2
М	$0.17\substack{+0.06\\-0.05}$
Ν	0.10
Р	2.7±0.1
Q	0.125±0.075
R	3°+7° -3°
S	3.0 MAX.
	S100GF-65-JBT-2

100-PIN PLASTIC LQFP (FINE PITCH) (14x14)

www.DataSheet4U.com



NOTE

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS		
А	16.00±0.20		
В	14.00±0.20		
С	14.00±0.20		
D	16.00±0.20		
F	1.00		
G	1.00		
н	$0.22\substack{+0.05\\-0.04}$		
I	0.08		
J	0.50 (T.P.)		
к	1.00±0.20		
L	0.50±0.20		
М	$0.17\substack{+0.03 \\ -0.07}$		
Ν	0.08		
Р	1.40±0.05		
Q	0.10±0.05		
R	$3^{\circ + 7^{\circ}}_{-3^{\circ}}$		
S	1.60 MAX.		
S100GC-50-8EU, 8EA-2			

A.1 Conventions

(1) Register symbols used to describe operands

Register Symbol	Explanation			
reg1	General-purpose registers: Used as source registers.			
reg2	General-purpose registers: Used mainly as destination registers. Also used as source register in some instructions.			
reg3	General-purpose registers: Used mainly to store the remainders of division results and the higher 32 bits of multiplication results.			
bit#3	3-bit data for specifying the bit number			
immX	X bit immediate data			
dispX	X bit displacement data			
regID	System register number			
vector	5-bit data that specifies the trap vector (00H to 1FH)			
сссс	4-bit data that shows the condition codes			
sp	Stack pointer (r3)			
ер	Element pointer (r30)			
listX	X item register list			

(2) Register symbols used to describe opcodes

Register Symbol	Explanation
R	1-bit data of a code that specifies reg1 or regID
r	1-bit data of the code that specifies reg2
w	1-bit data of the code that specifies reg3
d	1-bit displacement data
I	1-bit immediate data (indicates the higher bits of immediate data)
i	1-bit immediate data
сссс	4-bit data that shows the condition codes
CCCC	4-bit data that shows the condition codes of Bcond instruction
bbb	3-bit data for specifying the bit number
L	1-bit data that specifies a program register in the register list

(3) Register symbols used in operations

www.DataSheet4U.com

Register Symbol	Explanation
<i>←</i>	Input for
GR[]	General-purpose register
SR[]	System register
zero-extend (n)	Expand n with zeros until word length.
sign-extend (n)	Expand n with signs until word length.
load-memory (a, b)	Read size b data from address a.
store-memory (a, b, c)	Write data b into address a in size c.
load-memory-bit (a, b)	Read bit b of address a.
store-memory-bit (a, b, c)	Write c to bit b of address a.
saturated (n)	Execute saturated processing of n (n is a 2's complement). If, as a result of calculations, $n \ge 7FFFFFFH$, let it be 7FFFFFFH. $n \le 80000000H$, let it be 80000000H.
result	Reflects the results in a flag.
Byte	Byte (8 bits)
Halfword	Halfword (16 bits)
Word	Word (32 bits)
+	Addition
-	Subtraction
-	Bit concatenation
×	Multiplication
- :	Division
%	Remainder from division results
AND	Logical product
OR	Logical sum
XOR	Exclusive OR
NOT	Logical negation
logically shift left by	Logical shift left
logically shift right by	Logical shift right
arithmetically shift right by	Arithmetic shift right

(4) Register symbols used in execution clock

Register Symbol	Explanation
i	If executing another instruction immediately after executing the first instruction (issue).
r	If repeating execution of the same instruction immediately after executing the first instruction (repeat).
Ι	If using the results of instruction execution in the instruction immediately after the execution (latency).

(5) Register symbols used in flag operations

www.DataSheet4U.com

Identifier	Explanation		
(Blank)	No change		
0	Clear to 0		
х	Set or cleared in accordance with the results.		
R	Previously saved values are restored.		

(6) Condition codes

Condition Code (cccc)	Condition Formula	Explanation
0 0 0 0	OV = 1	Overflow
1000	OV = 0	No overflow
0001	CY = 1	Carry Lower (Less than)
1001	CY = 0	No carry Not lower (Greater than or equal)
0010	Z = 1	Zero
1010	Z = 0	Not zero
0011	(CY or Z) = 1	Not higher (Less than or equal)
1011	(CY or Z) = 0	Higher (Greater than)
0100	S = 1	Negative
1 1 0 0	S = 0	Positive
0101	-	Always (Unconditional)
1 1 0 1	SAT = 1	Saturated
0110	(S xor OV) = 1	Less than signed
1 1 1 0	(S xor OV) = 0	Greater than or equal signed
0111	((S xor OV) or Z) = 1	Less than or equal signed
1111	((S xor OV) or Z) = 0	Greater than signed

A.2 Instruction Set (in Alphabetical Order)

www.DataSheet4U.com

(1/6)

								1				1/6)
Mnemonic	Operand	Opcode	Operation			cecut Cloc			I	Flage	6	
					i	r	Ι	CY	٥V	S	Z	SAT
ADD	reg1,reg2	rrrrr001110RRRRR	GR[reg2]←GR[reg2]+GR[reg1]		1	1	1	×	×	×	×	
	imm5,reg2	rrrrr010010iiiii	GR[reg2]←GR[reg2]+sign-extend(ii	mm5)	1	1	1	×	×	×	×	
ADDI	imm16,reg1,reg2	rrrr110000RRRRR	GR[reg2]←GR[reg1]+sign-extend(ir	mm16)	1	1	1	×	×	×	×	
AND	reg1,reg2	rrrrr001010RRRRR	GR[reg2]←GR[reg2]AND GR[reg1]		1	1	1		0	×	×	
ANDI	imm16,reg1,reg2	rrrr110110RRRRR	GR[reg2]←GR[reg1]AND zero-exte	nd(imm16)	1	1	1		0	×	×	
Bcond	disp9	ddddd1011dddcccc	if conditions are satisfied	When conditions	2	2	2					
		Note 1	then PC←PC+sign-extend(disp9)	are satisfied	Note 2	Note 2	Note 2					
				When conditions are not satisfied	1	1	1					
BSH	reg2,reg3	rrrr11111100000 wwwww01101000010	GR[reg3]←GR[reg2] (23 : 16)	[reg2] (31 : 24) II	1	1	1	×	0	×	×	
BSW	reg2,reg3	rrrr11111100000 wwwww01101000000	GR[reg3]←GR[reg2] (7 : 0)		1	1	1	×	0	×	×	
CALLT	imm6	0000001000iiiiii	CTPC←PC+2(return PC) CTPSW←PSW adr←CTBP+zero-extend(imm6 logic PC←CTBP+zero-extend(Load-mem		4	4	4					
CLR1	bit#3,disp16[reg1]	10bbb111110RRRRR dddddddddddddddd	adr←GR[reg1]+sign-extend(disp16 Z flag←Not(Load-memory-bit(adr,b Store-memory-bit(adr,bit#3,0)	-	3 Note 3	3 Note 3	3 Note 3				×	
	reg2,[reg1]	rrrrr111111RRRRR 0000000011100100	adr←GR[reg1] Z flag←Not(Load-memory-bit(adr,re Store-memory-bit(adr,reg2,0)	eg2))	3 Note 3	3 Note 3	3 Note 3				×	
CMOV	cccc,imm5,reg2,reg3	rrrrr111111iiii wwwww011000cccc0	if conditions are satisfied then GR[reg3]←sign-extended(imrr else GR[reg3]←GR[reg2]	15)	1	1	1					
	cccc,reg1,reg2,reg3	rrrrr111111RRRR wwwww011001cccc0	if conditions are satisfied then GR[reg3]←GR[reg1] else GR[reg3]←GR[reg2]		1	1	1					
CMP	reg1,reg2	rrrrr001111RRRRR	result←GR[reg2]–GR[reg1]		1	1	1	×	×	×	×	
	imm5,reg2	rrrrr010011iiiii	result—GR[reg2]–sign-extend(imm	5)	1	1	1	×	×	×	×	
CTRET		0000011111100000 0000000101000100	PC←CTPC PSW←CTPSW		3	3	3	R	R	R	R	R
DBRET		0000011111100000 0000000101000110	PC←DBPC PSW←DBPSW		3	3	3	R	R	R	R	R

				1			1.4.2	147.17		71.4	2/6
Mnemonic	Operand	Opcode	Operation		ecut Clocl		W	vv W	Flage	ar(191
				i	r	Т	СҮ	ov	s	z	SAT
DBTRAP		1111100001000000	DBPC←PC+2 (restored PC) DBPSW←PSW PSW.NP←1 PSW.EP←1 PSW.ID←1 PC←00000060H	3	3	3					
DI		0000011111100000 0000000101100000	PSW.ID←1	1	1	1					
DISPOSE	imm5,list12	0000011001iiiiiL LLLLLLLLL00000	sp←sp+zero-extend(imm5 logically shift left by 2) GR[reg in list12]←Load-memory(sp,Word) sp←sp+4 repeat 2 steps above until all regs in list12 is loaded		n+1 Note4						
	imm5,list12,[reg1]	0000011001iiiiiL LLLLLLLLRRRRR Note 5	sp←sp+zero-extend(imm5 logically shift left by 2) GR[reg in list12]←Load-memory(sp,Word) sp←sp+4 repeat 2 steps above until all regs in list12 is loaded PC←GR[reg1]		n+3 Note4						
DIV	reg1,reg2,reg3	rrrr111111RRRRR wwww01011000000	GR[reg2]←GR[reg2]÷GR[reg1] GR[reg3]←GR[reg2]%GR[reg1]	35	35	35		×	×	×	
DIVH	reg1,reg2	rrrr000010RRRRR	GR[reg2]←GR[reg2]÷GR[reg1] ^{№te 6}	35	35	35		×	×	×	
	reg1,reg2,reg3	rrrr111111RRRRR wwww01010000000	GR[reg2]←GR[reg2]÷GR[reg1] ^{№ee 6} GR[reg3]←GR[reg2]%GR[reg1]	35	35	35		×	×	×	
DIVHU	reg1,reg2,reg3	rrrrr111111RRRRR wwwww01010000010	GR[reg2]←GR[reg2]÷GR[reg1] ^{№ee 6} GR[reg3]←GR[reg2]%GR[reg1]	34	34	34		×	×	×	
DIVU	reg1,reg2,reg3	rrrrr111111RRRRR wwwww01011000010	GR[reg2]←GR[reg2]÷GR[reg1] GR[reg3]←GR[reg2]%GR[reg1]	34	34	34		×	×	×	
EI		1000011111100000 0000000101100000	PSW.ID←0	1	1	1					
HALT		0000011111100000 0000000100100000	Stop	1	1	1					
HSW	reg2,reg3	rrrr11111100000 wwww01101000100	GR[reg3]←GR[reg2](15 : 0) II GR[reg2] (31 : 16)	1	1	1	×	0	×	×	
JARL	disp22,reg2	rrrrr11110dddddd ddddddddddddddd Note 7	GR[reg2]←PC+4 PC←PC+sign-extend(disp22)	2	2	2					
JMP	[reg1]	00000000011RRRRR	PC←GR[reg1]	3	3	3					
JR	disp22	0000011110dddddd ddddddddddddddd Note 7	PC←PC+sign-extend(disp22)	2	2	2					
LD.B	disp16[reg1],reg2	rrrrr111000RRRRR ddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) GR[reg2]←sign-extend(Load-memory(adr,Byte))	1	1	Note 11					
LD.BU	disp16[reg1],reg2	rrrrr11110bRRRRR ddddddddddddd	adr←GR[reg1]+sign-extend(disp16) GR[reg2]←zero-extend(Load-memory(adr,Byte))	1	1	Note 11					
		Notes 8, 10									

											((3/6)	
Mnemonic	Operand	Opcode	Оре	ration		cecut Clocl				Flage	W W 5	V.D(ataSheet
					i	r	I	CY	ov	s	z	SAT	
LD.H	disp16[reg1],reg2	rrrrr111001RRRRR dddddddddddddddd Note 8		adr-GR[reg1]+sign-extend(disp16) 1 GR[reg2]-sign-extend(Load-memory(adr,Halfword))		1	Note 11						
LDSR	reg2,regID	rrrr111111RRRRR 0000000000100000 Note 12	SR[regID]←GR[reg2]	Other than regID = PSW regID = PSW	1	1	1	×	×	×	×	×	
LD.HU	disp16[reg1],reg2	rrrrr111111RRRRR dddddddddddddddd	adr←GR[reg1]+sign-exten GR[reg2]←zero-extend(Lc		1	1	Note 11						
LD.W	disp16[reg1],reg2	rrrrr111001RRRRR dddddddddddddd Note 8	adr←GR[reg1]+sign-exten GR[reg2]←Load-memory(1	1	Note 11						
MOV	reg1,reg2	rrrr000000RRRRR	GR[reg2]←GR[reg1]		1	1	1						
	imm5,reg2	rrrrr010000iiiii	GR[reg2]←sign-extend(im	m5)	1	1	1						
	imm32,reg1	00000110001RRRRR	GR[reg1]←imm32		2	2	2						
MOVEA	imm16,reg1,reg2	rrrr110001RRRRR	GR[reg2]←GR[reg1]+sign	-extend(imm16)	1	1	1						
MOVHI	imm16,reg1,reg2	rrrr110010RRRRR	GR[reg2]←GR[reg1]+(imr	n16 0 ¹⁶)	1	1	1						
MUL	reg1,reg2,reg3	rrrr111111RRRRR wwww01000100000	GR[reg3] II GR[reg2]←GR Note 14	[reg2]xGR[reg1]	1	4	5						
	imm9,reg2,reg3	rrrrr111111iiii wwww01001IIII00 Note 13	GR[reg3] II GR[reg2]←GR	[reg2]xsign-extend(imm9)	1	4	5						
MULH	reg1,reg2	rrrrr000111RRRRR	GR[reg2]←GR[reg2] ^{Note 6} xG	R[reg1] ^{Note 6}	1	1	2						
	imm5,reg2	rrrrr010111iiiii	GR[reg2]←GR[reg2] ^{Note 6} xs	ign-extend(imm5)	1	1	2						
MULHI	imm16,reg1,reg2	rrrr110111RRRRR	GR[reg2]←GR[reg1] ^{№™®} xir	nm16	1	1	2						
MULU	reg1,reg2,reg3	rrrr111111RRRRR wwww01000100010	GR[reg3] II GR[reg2]←GR Note 14	[reg2]xGR[reg1]	1	4	5						
	imm9,reg2,reg3	rrrrr111111iiii wwww01001IIII10 Note 13	GR[reg3] II GR[reg2]←GR	[reg2]xzero-extend(imm9)	1	4	5						
NOP		000000000000000000000000000000000000000	Pass at least one clock cy	cle doing nothing.	1	1	1						
NOT	reg1,reg2	rrrr000001RRRRR	GR[reg2]←NOT(GR[reg1])	1	1	1		0	×	×		
NOT1	bit#3,disp16[reg1]	01bbb111110RRRRR ddddddddddddddddd	adr←GR[reg1]+sign-exten Z flag←Not(Load-memory Store-memory-bit(adr,bit#3	-bit(adr,bit#3))	3 Note 3	3 Note 3	3 Note 3				×		
	reg2,[reg1]	rrrr111111RRRRR 0000000011100010	adr←GR[reg1] Z flag←Not(Load-memory Store-memory-bit(adr,reg2		3 Note 3	3 Note 3	3 Note 3	5			×		

Mnemonic	Operand	Opcode	Operation		cecut Cloc		W	ww.	Flags	ash	4/6) eet
				i	r	1	CY	ov	s	z	SAT
OR	reg1,reg2	rrrr001000RRRRR	GR[reg2]←GR[reg2]OR GR[reg1]	1	1	1		0	×	×	
ORI	imm16,reg1,reg2	rrrrr110100RRRRR	GR[reg2]←GR[reg1]OR zero-extend(imm16)	1	1	1		0	×	×	
PREPARE	list12,imm5	0000011110iiiiiL LLLLLLLLL00001	Store-memory(sp–4,GR[reg in list12],Word) sp←sp–4 repeat 1 step above until all regs in list12 is stored sp←sp-zero-extend(imm5)		n+1 Note4						
	list12,imm5, sp/imm ^{Note 15}	0000011110iiiiiL LLLLLLLLLff011 imm16/imm32 Note 16	Store-memory(sp-4,GR[reg in list12],Word) $sp \leftarrow sp+4$ repeat 1 step above until all regs in list12 is stored $sp \leftarrow sp$ -zero-extend (imm5) $ep \leftarrow sp/imm$	Note 4	Note4	Note 4					
RETI		0000011111100000	$\begin{array}{cccc} \text{if } PSW.EP=1 \\ \text{then} & PC & \leftarrow EIPC \\ & PSW & \leftarrow EIPSW \\ \text{else if } PSW.NP=1 \\ & \text{then} & PC & \leftarrow FEPC \\ & & PSW & \leftarrow FEPSW \\ & & \text{else} & PC & \leftarrow EIPC \\ & & & PSW & \leftarrow EIPSW \end{array}$	3	3	3	R	R	R	R	R
SAR	reg1,reg2	rrrrr111111RRRRR 0000000010100000	GR[reg2]←GR[reg2]arithmetically shift right by GR[reg1]	1	1	1	×	0	×	×	
	imm5,reg2	rrrr010101iiiii	GR[reg2]←GR[reg2]arithmetically shift right by zero-extend (imm5)	1	1	1	×	0	×	×	
SASF	cccc,reg2	rrrrr1111110cccc 0000001000000000	if conditions are satisfied then GR[reg2]←(GR[reg2]Logically shift left by 1) OR 00000001H else GR[reg2]←(GR[reg2]Logically shift left by 1) OR 00000000H	1	1	1					
SATADD	reg1,reg2	rrrr000110RRRRR	GR[reg2]←saturated(GR[reg2]+GR[reg1])	1	1	1	×	×	×	×	×
	imm5,reg2	rrrrr010001iiiii	GR[reg2]←saturated(GR[reg2]+sign-extend(imm5))	1	1	1	×	×	×	×	×
SATSUB	reg1,reg2	rrrr000101RRRRR	GR[reg2]←saturated(GR[reg2]–GR[reg1])	1	1	1	×	×	×	×	×
SATSUBI	imm16,reg1,reg2	rrrrr110011RRRRR	GR[reg2]←saturated(GR[reg1]-sign-extend(imm16))	1	1	1	×	×	×	×	×
SATSUBR	reg1,reg2	rrrr000100RRRRR	GR[reg2]←saturated(GR[reg1]–GR[reg2])	1	1	1	×	×	×	×	×
SETF	cccc,reg2	rrrr1111110cccc 00000000000000000000	If conditions are satisfied then GR[reg2]←00000001H else GR[reg2]←00000000H	1	1	1					

(5/6)

											(5/6)
Mnemonic	Operand	Opcode	Operation		cecut Cloc			I	Flage	5	.Dai
				i	r	Ι	CY	ov	s	z	SAT
SET1	bit#3,disp16[reg1]	00bbb111110RRRRR dddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) Z flag←Not (Load-memory-bit(adr,bit#3)) Store-memory-bit(adr,bit#3,1)	3 Note 3	3 Note 3	3 Note 3				×	
	reg2,[reg1]	rrrr111111RRRRR 0000000011100000	adr←GR[reg1] Z flag←Not(Load-memory-bit(adr,reg2)) Store-memory-bit(adr,reg2,1)	3 Note 3	3 Note 3	3 Note 3				×	
SHL	reg1,reg2	rrrr111111RRRRR 0000000011000000	GR[reg2]←GR[reg2] logically shift left by GR[reg1]	1	1	1	×	0	×	×	
	imm5,reg2	rrrr010110iiiii	GR[reg2]←GR[reg2] logically shift left by zero-extend(imm5)	1	1	1	×	0	×	×	
SHR	reg1,reg2	rrrrr111111RRRRR 0000000010000000	GR[reg2]←GR[reg2] logically shift right by GR[reg1]	1	1	1	×	0	×	×	
	imm5,reg2	rrrr010100iiiii	GR[reg2]←GR[reg2] logically shift right by zero-extend(imm5)	1	1	1	×	0	×	×	
SLD.B	disp7[ep],reg2	rrrr0110dddddd	adr←ep+zero-extend(disp7) GR[reg2]←sign-extend(Load-memory(adr,Byte))	1	1	Note 9					
SLD.BU	disp4[ep],reg2	rrrrr0000110dddd Note 18	adr←ep+zero-extend(disp4) GR[reg2]←zero-extend(Load-memory(adr,Byte))	1	1	Note 9					
SLD.H	disp8[ep],reg2	rrrrr1000dddddd Note 19	adr←ep+zero-extend(disp8) GR[reg2]←sign-extend(Load-memory(adr,Halfword))	1	1	Note 9					
SLD.HU	disp5[ep],reg2	rrrrr0000111dddd Notes 18, 20	adr←ep+zero-extend(disp5) GR[reg2]←zero-extend(Load-memory(adr,Halfword))	1	1	Note 9					
SLD.W	disp8[ep],reg2	rrrrr1010ddddd0 Note 21	adr←ep+zero-extend(disp8) GR[reg2]←Load-memory(adr,Word)	1	1	Note 9					
SST.B	reg2,disp7[ep]	rrrr0111dddddd	adr←ep+zero-extend(disp7) Store-memory(adr,GR[reg2],Byte)	1	1	1					
SST.H	reg2,disp8[ep]	rrrrr1001dddddd Note 19	adr←ep+zero-extend(disp8) Store-memory(adr,GR[reg2],Halfword)	1	1	1					
SST.W	reg2,disp8[ep]	rrrrr1010ddddd1 Note 21	adr←ep+zero-extend(disp8) Store-memory(adr,GR[reg2],Word)	1	1	1					
ST.B	reg2,disp16[reg1]	rrrrr111010RRRRR ddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) Store-memory(adr,GR[reg2],Byte)	1	1	1					
ST.H	reg2,disp16[reg1]	rrrrr111011RRRRR ddddddddddddddd Note 8	adr←GR[reg1]+sign-extend(disp16) Store-memory (adr,GR[reg2], Halfword)	1	1	1					
ST.W	reg2,disp16[reg1]	rrrrr111011RRRRR ddddddddddddddd Note 8	adr←GR[reg1]+sign-extend(disp16) Store-memory (adr,GR[reg2], Word)	1	1	1					
STSR	regID,reg2	rrrrr111111RRRRR 0000000001000000	GR[reg2]←SR[regID]	1	1	1					

Mnemonic	Operand	Opcode	Operation		ecut Clocl		W	ww. I	Dat Flags	ash	eet
				i	r	Ι	CY	ov	S	Ζ	SAT
SUB	reg1,reg2	rrrr001101RRRRR	GR[reg2]←GR[reg2]–GR[reg1]	1	1	1	×	×	×	×	
SUBR	reg1,reg2	rrrr001100RRRRR	GR[reg2]←GR[reg1]–GR[reg2]	1	1	1	×	×	×	×	
SWITCH	reg1	00000000010RRRR	adr←(PC+2) + (GR [reg1] logically shift left by 1) PC←(PC+2) + (sign-extend (Load-memory (adr,Halfword)) logically shift left by 1	5	5	5					
SXB	reg1	00000000101RRRRR	GR[reg1]←sign-extend (GR[reg1] (7 : 0))	1	1	1					
SXH	reg1	00000000111RRRRR	GR[reg1]←sign-extend (GR[reg1] (15 : 0))	1	1	1					
TRAP	vector	0000011111111111	EIPC ←PC+4 (Restored PC) EIPSW ←PSW ECR.EICC ←Interrupt code PSW.EP ←1 PSW.ID ←1 PC ←00000040H (when vector is 00H to 0FH) 00000050H (when vector is 10H to 1FH)	3	3	3					
TST	reg1,reg2	rrrr001011RRRRR	result←GR[reg2] AND GR[reg1]	1	1	1		0	×	×	
TST1	bit#3,disp16[reg1]	11bbb111110RRRRR ddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) Z flag←Not (Load-memory-bit (adr,bit#3))	3 Note 3	3 Note 3	3 Note 3				×	
	reg2, [reg1]	rrrr111111RRRRR 0000000011100110	adr←GR[reg1] Z flag←Not (Load-memory-bit (adr,reg2))	3 Note 3	3 Note 3	3 Note 3				×	
XOR	reg1,reg2	rrrr001001RRRRR	GR[reg2]←GR[reg2] XOR GR[reg1]	1	1	1		0	×	×	
XORI	imm16,reg1,reg2	rrrrr110101RRRRR	GR[reg2]←GR[reg1] XOR zero-extend (imm16)	1	1	1		0	×	×	
ZXB	reg1	00000000100RRRR	GR[reg1]←zero-extend (GR[reg1] (7 : 0))	1	1	1					
ZXH	reg1	00000000110RRRR	GR[reg1]←zero-extend (GR[reg1] (15 : 0))	1	1	1					

Notes 1. dddddddd: Higher 8 bits of disp9.

- 2. 3 if there is an instruction that rewrites the contents of the PSW immediately before.
- **3.** If there is no wait state (3 + the number of read access wait states).
- **4.** n is the total number of list12 load registers. (According to the number of wait states. Also, if there are no wait states, n is the total number of list12 registers. If n = 0, same operation as when n = 1)
- 5. RRRRR: other than 00000.
- 6. The lower halfword data only are valid.
- 7. ddddddddddddddddd: The higher 21 bits of disp22.
- 8. ddddddddddddd: The higher 15 bits of disp16.
- 9. According to the number of wait states (1 if there are no wait states).
- **10.** b: bit 0 of disp16.
- 11. According to the number of wait states (2 if there are no wait states).

(6/6)

- **Notes 12.** In this instruction, for convenience of mnemonic description, the source register is made reg2, but the reg1 field is used in the opcode. Therefore, the meaning of register specification in the mnemonic description and in the opcode differs from other instructions.
 - rrrrr = regID specification
 - RRRRR = reg2 specification
 - 13. iiiii: Lower 5 bits of imm9.
 - IIII: Higher 4 bits of imm9.
 - 14. Do not specify the same register for general-purpose registers reg1 and reg3.
 - 15. sp/imm: specified by bits 19 and 20 of the sub-opcode.
 - **16.** ff = 00: Load sp in ep.
 - 01: Load sign expanded 16-bit immediate data (bits 47 to 32) in ep.
 - 10: Load 16-bit logically left shifted 16-bit immediate data (bits 47 to 32) in ep.
 - 11: Load 32-bit immediate data (bits 63 to 32) in ep.
 - **17.** If imm = imm32, n + 3 clocks.
 - **18.** rrrrr: Other than 00000.
 - **19.** ddddddd: Higher 7 bits of disp8.
 - 20. dddd: Higher 4 bits of disp5.
 - 21. dddddd: Higher 6 bits of disp8.

APPENDIX B REGISTER INDEX

Symbol	Name	Unit	(1/ Page
ADCR	A/D conversion result register	ADC	439
ADCRH	A/D conversion result register H	ADC	439
ADIC	Interrupt control register	INTC	670
ADM	A/D converter mode register	ADC	435
ADS	Analog input channel specification register	ADC	433
ADTC0	Automatic data transfer address count register 0	CSIA	525
ADTC1	Automatic data transfer address count register 0	CSIA	525
ADTI0	Automatic data transfer interval specification register 0	CSIA	523
ADTI1	Automatic data transfer interval specification register 0	CSIA	531
ADTP0	Automatic data transfer address point specification register 0	CSIA	529
ADTP1	Automatic data transfer address point specification register 0	CSIA	529
ASIF0	Automatic data transfer address point specification register 1 Asynchronous serial interface transmit status register 0	UART	471
ASIF1			
ASIF1 ASIF2	Asynchronous serial interface transmit status register 1	UART	471
ASIF2	Asynchronous serial interface transmit status register 2	UART	471
ASIMU ASIM1	Asynchronous serial interface mode register 0		
	Asynchronous serial interface mode register 1	UART	468
ASIM2	Asynchronous serial interface mode register 2	UART	468
ASIS0	Asynchronous serial interface status register 0	UART	470
ASIS1	Asynchronous serial interface status register 1	UART	470
ASIS2	Asynchronous serial interface status register 2	UART	470
AWC	Address wait control register	BCU	176
BCC	Bus cycle control register	BCU	177
BRGC0	Baud rate generator control register 0	UART	489
BRGC1	Baud rate generator control register 1	UART	489
BRGC2	Baud rate generator control register 2	UART	489
BRGCA0	Divisor selection register 0	CSIA	529
BRGCA1	Divisor selection register 1	CSIA	529
BRGIC	Interrupt control register	INTC	670
BSC	Bus size configuration register	BCU	165
CKSR0	Clock select register 0	UART	488
CKSR1	Clock select register 1	UART	488
CKSR2	Clock select register 2	UART	488
CMP00	8-bit timer H compare register 00	ТМН	380
CMP01	8-bit timer H compare register 01	ТМН	381
CMP10	8-bit timer H compare register 10	ТМН	380
CMP11	8-bit timer H compare register 11	ТМН	381
CR000	16-bit timer capture/compare register 000	TMO	288
CR001	16-bit timer capture/compare register 001	TM0	289
CR010	16-bit timer capture/compare register 010	ТМО	288
CR011	16-bit timer capture/compare register 011	ТМО	289
CR020	16-bit timer capture/compare register 020	ТМО	288
CR021	16-bit timer capture/compare register 021	TM0	289

			(2/9)
Symbol	Name	Unit	Page
CR030	16-bit timer capture/compare register 030	TM0	288
CR031	16-bit timer capture/compare register 031	TM0	289
CR5	16-bit timer compare register 5	TM5	362
CR50	8-bit timer compare register 50	TM5	362
CR51	8-bit timer compare register 51	TM5	362
CRC00	Capture/compare control register 00	ТМО	294
CRC01	Capture/compare control register 01	TM0	294
CRC02	Capture/compare control register 02	TM0	294
CRC03	Capture/compare control register 03	TM0	294
CSI0IC0	Interrupt control register	INTC	670
CSI0IC1	Interrupt control register	INTC	670
CSIA0B0	CSIA0 buffer RAMn (n = 0 to F)	CSIA	531
CSIA0B0H	CSIA0 buffer RAMnH (n = 0 to F)	CSIA	531
CSIA0B0L	CSIA0 buffer RAMnL (n = 0 to F)	CSIA	531
CSIA1B0	CSIA1 buffer RAMn (n = 0 to F)	CSIA	531
CSIA1B0H	CSIA1 buffer RAMnH (n = 0 to F)	CSIA	531
SIA1B0L	CSIA1 buffer RAMnL (n = 0 to F)	CSIA	531
CSIAIC0	Interrupt control register	INTC	670
SIAIC1	Interrupt control register	INTC	670
SIC0	Clocked serial interface clock selection register 0	CSI0	501
SIC1	Clocked serial interface clock selection register 1	CSI0	501
CSIM00	Clocked serial interface mode register 00	CSI0	499
SIM01	Clocked serial interface mode register 01	CSI0	499
SIMA0	Serial operation mode specification register 0	CSIA	526
SIMA1	Serial operation mode specification register 1	CSIA	526
SISO	Serial status register 0	CSIA	527
SIS1	Serial status register 1	CSIA	527
SITO	Serial trigger register 0	CSIA	528
SIT1	Serial trigger register 1	CSIA	528
СТВР	CALLT base pointer	CPU	50
CTPC	CALLT execution status saving register	CPU	49
CTPSW	CALLT execution status saving register	CPU	49
DACS0	D/A conversion value setting register 0	DAC	461
DACS1	D/A conversion value setting register 1	DAC	461
DADC0	DMA addressing control register 0	DMA	634
DADC1	DMA addressing control register 1	DMA	634
DADC2	DMA addressing control register 2	DMA	634
DADC3	DMA addressing control register 3	DMA	634
DAM	D/A converter mode register	DAC	461
DBC0	DMA byte count register 0	DMA	633
DBC1	DMA byte count register 1	DMA	633
DBC2	DMA byte count register 2	DMA	633
DBC3	DMA byte count register 3	DMA	633
DBPC	Exception/debug trap status saving register	CPU	50
,			

Symbol	Name	Unit	www.DataSheet4 Page
DBPSW	Exception/debug trap status saving register	CPU	50
DCHC0	DMA channel control register 0	DMA	635
DCHC1	DMA channel control register 1	DMA	635
DCHC2	DMA channel control register 2	DMA	635
DCHC3	DMA channel control register 3	DMA	635
DDA0H	DMA destination address register 0H	DMA	632
DDA0L	DMA destination address register 0L	DMA	632
DDA1H	DMA destination address register 1H	DMA	632
DDA1L	DMA destination address register 1L	DMA	632
DDA2H	DMA destination address register 2H	DMA	632
DDA2L	DMA destination address register 2L	DMA	632
DDA3H	DMA destination address register 3H	DMA	632
DDA3L	DMA destination address register 3L	DMA	632
DMAIC0	Interrupt control register	INTC	670
DMAIC1	Interrupt control register	INTC	671
DMAIC2	Interrupt control register	INTC	671
DMAIC3	Interrupt control register	INTC	671
DSA0H	DMA source address register 0H	DMA	631
DSA0L	DMA source address register 0L	DMA	631
DSA1H	DMA source address register 1H	DMA	631
DSA1L	DMA source address register 1L	DMA	631
DSA2H	DMA source address register 2H	DMA	631
DSA2L	DMA source address register 2L	DMA	631
DSA3H	DMA source address register 3H	DMA	631
DSA3L	DMA source address register 3L	DMA	631
DTFR0	DMA trigger factor register 0	DMA	636
DTFR1	DMA trigger factor register 1	DMA	636
DTFR2	DMA trigger factor register 2	DMA	636
DTFR3	DMA trigger factor register 3	DMA	636
DWC0	Data wait control register 0	BCU	173
ECR	Interrupt source register	CPU	47
EIPC	Interrupt status saving register	CPU	46
EIPSW	Interrupt status saving register	CPU	46
EXIMC	External bus interface mode control register	BCU	164
FEPC	NMI status saving register	CPU	47
FEPSW	NMI status saving register	CPU	47
IIC0	IIC shift register 0	I ² C	572
IICC0	IIC control register 0	I ² C	559
IICCL0	IIC clock selection register 0	I ² C	569
IICF0	IIC flag register 0	I ² C	567
IICIC0	Interrupt control register	INTC	670
IICS0	IIC status register 0	I ² C	564
IICX0	IIC function expansion register 0	I ² C	570
IMR0	Interrupt mask register 0	INTC	671

(3/9)

			(4/9)
Symbol	Name	Unit	Page WWW.Do
/IR0H	Interrupt mask register 0H	INTC	671
MR0L	Interrupt mask register 0L	INTC	671
MR1	Interrupt mask register 1	INTC	671
MR1H	Interrupt mask register 1H	INTC	671
MR1L	Interrupt mask register 1L	INTC	671
MR2	Interrupt mask register 2	INTC	671
MR2H	Interrupt mask register 2H	INTC	671
MR2L	Interrupt mask register 2L	INTC	671
MR3	Interrupt mask register 3	INTC	671
MR3H	Interrupt mask register 3H	INTC	671
MR3L	Interrupt mask register 3L	INTC	671
NTF0	External interrupt falling edge specification register 0	INTC	679
NTF3	External interrupt falling edge specification register 3	INTC	680
INTF9H	External interrupt falling edge specification register 9H	INTC	681
NTR0	External interrupt rising edge specification register 0	INTC	679
NTR3	External interrupt rising edge specification register 3	INTC	680
NTR9H	External interrupt rising edge specification register 9H	INTC	681
SPR	In-service priority register	INTC	673
RIC	Interrupt control register	INTC	670
(RM	Key return mode register	KR	694
IFC	Digital noise elimination control register	INTC	677
DSTS	Oscillation stabilization time selection register	Standby	700
°0	Port 0 register	Port	90
PONFC	TIP00 noise elimination control register	TMP	283
°1	Port 1 register	Port	92
1NFC	TIP01 noise elimination control register	TMP	283
23	Port 3 register	Port	95
P3H	Port 3 register H	Port	95
°3L	Port 3 register L	Port	95
P4	Port 4 register	Port	100
> 5	Port 5 register	Port	103
77	Port 7 register	Port	106
9	Port 9 register	Port	108
°9H	Port 9 register H	Port	108
99L	Port 9 register L	Port	108
°C	Program counter	CPU	44
PCC	Processor clock control register	CG	191
РСМ	Port CM register	Port	115
PCS	Port CS register	Port	117
РСТ	Port CT register	Port	119
PDH	Port DH register	Port	121
PDL	Port DL register	Port	124
PDLH	Port DL register H	Port	124
PDLL	Port DL register L	Port	124
		1	

Symbol	Name	Unit	www.DataShee Page
PF3H	Port 3 function register H	Port	97
PF4	Port 4 function register	Port	102
PF5	Port 5 function register	Port	104
PF9H	Port 9 function register H	Port	111
PFC3	Port 3 function control register	Port	97
PFC4	Port 4 function control register	Port	101
PFC5	Port 5 function control register	Port	106
PFC9	Port 9 function control register	Port	111
PFC9H	Port 9 function control register H	Port	111
PFC9L	Port 9 function control register L	Port	111
PFCE3	Port 3 function control expansion register	Port	97
PFM	Power fail comparison mode register	ADC	441
PFT	Power fail comparison threshold register	ADC	441
PIC0	Interrupt control register	INTC	670
PIC1	Interrupt control register	INTC	670
PIC2	Interrupt control register	INTC	670
PIC3	Interrupt control register	INTC	670
PIC4	Interrupt control register	INTC	670
PIC5	Interrupt control register	INTC	670
PIC6	Interrupt control register	INTC	670
PIC7	Interrupt control register	INTC	670
PLLCTL	PLL control register	CG	196, 430
PM0	Port 0 mode register	Port	90
PM1	Port 1 mode register	Port	92
PM3	Port 3 mode register	Port	95
РМЗН	Port 3 mode register H	Port	95
PM3L	Port 3 mode register L	Port	95
PM4	Port 4 mode register	Port	100
PM5	Port 5 mode register	Port	103
PM9	Port 9 mode register	Port	108
PM9H	Port 9 mode register H	Port	108
PM9L	Port 9 mode register L	Port	108
PMC0	Port 0 mode control register	Port	91
PMC3	Port 3 mode control register	Port	96
РМСЗН	Port 3 mode control register H	Port	96
PMC3L	Port 3 mode control register L	Port	96
PMC4	Port 4 mode control register	Port	101
PMC5	Port 5 mode control register	Port	104
PMC9	Port 9 mode control register	Port	108
PMC9H	Port 9 mode control register H	Port	109
PMC9L	Port 9 mode control register L	Port	109
PMCCM	Port CM mode control register	Port	116
PMCCS	Port CS mode control register	Port	118
PMCCT	Port CT mode control register	Port	120

			(6/9)
Symbol	Name	Unit	Page Do
PMCDH	Port DH mode control register	Port	122
PMCDL	Port DL mode control register	Port	125
PMCDLH	Port DL mode control register H	Port	125
PMCDLL	Port DL mode control register L	Port	125
PMCM	Port CM mode register	Port	115
PMCS	Port CS mode register	Port	117
PMCT	Port CT mode register	Port	119
PMDH	Port DH mode register	Port	121
PMDL	Port DL mode register	Port	124
PMDLH	Port DL mode register H	Port	124
PMDLL	Port DL mode register L	Port	124
PRCMD	Command register	CPU	76
PRM00	Prescaler mode register 00	TMO	297
PRM01	Prescaler mode register 01	TM0	297
PRM02	Prescaler mode register 02	TM0	297
PRM03	Prescaler mode register 03	TM0	297
PRSCM	Interval timer BRG compare register	CG	405
PRSM	Interval timer BRG mode register	CG	404
PSC	Power save control register	Standby	698
PSMR	Power save mode register	Standby	699
PSW	Program status word	CPU	48
PU0	Pull-up resistor option register 0	Port	91
PU1	Pull-up resistor option register 1	Port	93
PU3	Pull-up resistor option register 3	Port	99
PU4	Pull-up resistor option register 4	Port	102
PU5	Pull-up resistor option register 5	Port	105
PU9	Pull-up resistor option register 9	Port	114
PU9H	Pull-up resistor option register 9H	Port	114
PU9L	Pull-up resistor option register 9L	Port	114
PUCM	Pull-up resistor option register CM	Port	116
PUCS	Pull-up resistor option register CS	Port	118
PUCT	Pull-up resistor option register CT	Port	120
PUDH	Pull-up resistor option register DH	Port	122
PUDL	Pull-up resistor option register DL	Port	125
PUDLL	Pull-up resistor option register DLL	Port	125
PUDLH	Pull-up resistor option register DLH	Port	125
0 to r31	General-purpose registers	CPU	44
RTBH0	Real-time output buffer register H0	RTP	424
RTBL0	Real-time output buffer register L0	RTP	424
RTPC0	Real-time output port control register 0	RTP	426
RTPM0	Real-time output port mode register 0	RTP	425
RXB0	Receive buffer register 0	UART	472
RXB1	Receive buffer register 1	UART	472
RXB2	Receive buffer register 2	UART	472

Symbol	Name	Unit	www.DataShe	et4U
SELCNT1	Selector operation control register 1	ТМО	298	1
SIO00	Serial I/O shift register 0	CSI0	506	1
SIO00L	Serial I/O shift register 0L	CSIO	506	
SIO01	Serial I/O shift register 1	CSI0	506	
SIO01L	Serial I/O shift register 1L	CSI0	506	
SIOA0	Serial I/O shift register A0	CSIA	525	
SIOA1	Serial I/O shift register A1	CSIA	525	
SIRB0	Clocked serial interface receive buffer register 0	CSI0	502	
SIRB0L	Clocked serial interface receive buffer register 0L	CSI0	502	
SIRB1	Clocked serial interface receive buffer register 1	CSI0	502	
SIRB1L	Clocked serial interface receive buffer register 1L	CSI0	502	
SIRBE0	Clocked serial interface read-only receive buffer register 0	CSI0	503	
SIRBE0L	Clocked serial interface read-only receive buffer register 0L	CSI0	503	
SIRBE1	Clocked serial interface read-only receive buffer register 1	CSI0	503	1
SIRBE1L	Clocked serial interface read-only receive buffer register 1L	CSI0	503	
SOTB0	Clocked serial interface transmit buffer register 0	CSI0	504	
SOTBOL	Clocked serial interface transmit buffer register 0L	CSI0	504	
SOTB1	Clocked serial interface transmit buffer register 1	CSI0	504	
SOTB1L	Clocked serial interface transmit buffer register 1L	CSI0	504	
SOTBF0	Clocked serial interface initial transmit buffer register 0	CSI0	505	
SOTBF0L	Clocked serial interface initial transmit buffer register 0L	CSI0	505	
SOTBF1	Clocked serial interface initial transmit buffer register 1	CSI0	505	
SOTBF1L	Clocked serial interface initial transmit buffer register 1L	CSI0	505	
SREIC0	Interrupt control register	INTC	670	
SREIC1	Interrupt control register	INTC	670	
SREIC2	Interrupt control register	INTC	670	
SRIC0	Interrupt control register	INTC	670	
SRIC1	Interrupt control register	INTC	670	
SRIC2	Interrupt control register	INTC	670	
STIC0	Interrupt control register	INTC	670	
STIC1	Interrupt control register	INTC	670	
STIC2	Interrupt control register	INTC	670	
SVA0	Slave address register 0	I ² C	572	
SYS	System status register	CPU	77	
TCL50	Timer clock selection register 50	TM5	363	
TCL51	Timer clock selection register 51	TM5	363	
TM00	16-bit timer counter 00	TM0	288	
TM01	16-bit timer counter 01	TM0	288	
TM02	16-bit timer counter 02	TM0	288	1
TM03	16-bit timer counter 03	TM0	288	1
TM0IC00	Interrupt control register	INTC	670	
TM0IC01	Interrupt control register	INTC	670	1
TM0IC10	Interrupt control register	INTC	670	1
TM0IC11	Interrupt control register	INTC	670	1

			(8/9)
Symbol	Name	Unit	Page
TM0IC20	Interrupt control register	INTC	670
FM0IC21	Interrupt control register	INTC	670
TM0IC30	Interrupt control register	INTC	670
FM0IC31	Interrupt control register	INTC	670
FM5	16-bit timer counter 5	TM5	361
TM50	8-bit timer counter 50	TM5	361
TM51	8-bit timer counter 51	TM5	361
TM5IC0	Interrupt control register	INTC	670
TM5IC1	Interrupt control register	INTC	670
TMC00	16-bit timer mode control register 00	TM0	292
TMC01	16-bit timer mode control register 01	TM0	292
TMC02	16-bit timer mode control register 02	TM0	292
TMC03	16-bit timer mode control register 03	TM0	292
TMC50	8-bit timer mode control register 50	TM5	364
TMC51	8-bit timer mode control register 51	TM5	364
TMCYC0	8-bit timer H carrier control register 0	ТМН	385
TMCYC1	8-bit timer H carrier control register 1	ТМН	385
TMHIC0	Interrupt control register	INTC	670
TMHIC1	Interrupt control register	INTC	670
TMHMD0	8-bit timer H mode register 0	ТМН	382
TMHMD1	8-bit timer H mode register 1	ТМН	382
TOC00	16-bit timer output control register 00	TM0	295
TOC01	16-bit timer output control register 01	TM0	295
TOC02	16-bit timer output control register 02	TM0	295
TOC03	16-bit timer output control register 03	TM0	295
FP0CCIC0	Interrupt control register	INTC	670
FP0CCIC1	Interrupt control register	INTC	670
TP0CCR0	TMP0 capture/compare register 0	TMP	207
TP0CCR1	TMP0 capture/compare register 1	TMP	209
TPOCNT	TMP0 counter read buffer register	TMP	211
TP0CTL0	TMP0 control register 0	TMP	201
TP0CTL1	TMP0 control register 1	TMP	202
TP0IOC0	TMP0 I/O control register 0	TMP	203
TP0IOC1	TMP0 I/O control register 1	TMP	204
FP0IOC2	TMP0 I/O control register 2	TMP	205
TP0OPT0	TMP0 option register 0	TMP	206
TP0OVIC	Interrupt control register	INTC	670
TXB0	Transmit buffer register 0	UART	473
TXB1	Transmit buffer register 1	UART	473
TXB2	Transmit buffer register 2	UART	473
VSWC	System wait control register	CPU	78
WDCS	Watchdog timer clock selection register	WDT	415
WDT1IC	Interrupt control register	INTC	670
WDTE	Watchdog timer enable register	WDT	421

(9/9)

Symbol	Name	Unit	www.DotoSheer4l Page
WDTM1	Watchdog timer mode register 1	WDT	416, 675
WDTM2	Watchdog timer mode register 2	WDT	420
WTIC	Interrupt control register	INTC	670
WTIIC	Interrupt control register	INTC	670
WTM	Watch timer operation mode register	WТ	408