STL42N65M5

N-channel 650 V, 0.070 Ω, 34 A MDmesh[™] V Power MOSFET in PowerFLAT[™] (8x8) HV

Preliminary data

Features

Туре	V _{DSS} @ T _{Jmax}	R _{DS(on)} max	I _D
STL42N65M5	710 V	< 0.079 Ω	34 A ⁽¹⁾

- 1. The value is rated according to $R_{thj-case}$
- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance

Application

Switching applications

Description

MDmesh V is a revolutionary Power MOSFET technology, which combines an innovative proprietary vertical process with the well known company's PowerMESH[™] horizontal layout. The resulting product has an extremely low onresistance, unmatched among silicon-based Power MOSFETs, making it especially suited for applications which require superior power density and outstanding efficiencies. G(1) D(2) PowerFLATTM(8x8) HV

Figure 1. Internal schematic diagram




Table 1. Device summary

Order code Marking		Package	Packaging
STL42N65M5 42N65M5		PowerFLAT™ (8x8) HV	Tape and reel

April 2010

Doc ID 17443 Rev 1

1/11

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

www.st.com

STL42N65M5

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
3	Test circuits	6
4	Package mechanical data	7
5	Revision history	8



1

Electrical ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage ($V_{GS} = 0$)	650	V
V_{GS}	Gate-source voltage	± 25	V
I _D ⁽¹⁾	Drain current (continuous) at $T_C = 25 \ ^{\circ}C$	34	Α
I _D ⁽¹⁾	Drain current (continuous) at $T_C = 100 \ ^{\circ}C$	22	Α
I _{DM} ^{(1),(2)}	Drain current (pulsed)	136	Α
۱ _D ⁽³⁾	Drain current (continuous) at $T_C = 25 \ ^{\circ}C$	4	Α
I _D ⁽³⁾	Drain current (continuous) at T _C = 100 °C	2.5	Α
I _{DM} ^{(2),(3)}	Drain current (pulsed)	16	Α
P _{TOT} ⁽³⁾	Total dissipation at $T_C = 25 \text{ °C}$ (steady state)	3	W
P _{TOT} ⁽¹⁾	Total dissipation at $T_C = 25$ °C (steady state)	208	W
I _{AR}	Avalanche current, repetitive or not- repetitive (pulse width limited by T _j max)	11	А
E _{AS}	Single pulse avalanche energy (starting $T_j = 25 \text{ °C}, I_D = I_{AR}, V_{DD} = 50 \text{ V}$)	950	mJ
dv/dt ⁽⁴⁾	Peak diode recovery voltage slope	15	V/ns
T _{stg}	Storage temperature	- 55 to 150	°C
Тj	Max. operating junction temperature	150	°C

Table 2. Absolute maximum ratings

1. The value is rated according to $R_{thj\text{-}case.}$

2. Pulse width limited by safe operating area.

3. When mounted on FR-4 board of inch², 2oz Cu.

4. $I_{SD} \leq$ 34 A, di/dt \leq 400 A/µs, V_{Peak} < V_{(BR)DSS}.

Table 3. Thermal data

Symbol Parameter		Value	Unit
R _{thj-case}	Thermal resistance junction-case max	0.6	°C/W
R _{thj-amb} ⁽¹⁾	Thermal resistance junction-ambient max	45	°C/W

1. When mounted on FR-4 board of inch², 2oz Cu.



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_{D} = 1 \text{ mA}, V_{GS} = 0$	650			V
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	$V_{DS} = Max rating$ $V_{DS} = Max rating, T_{C}=125 °C$			1 100	μA μA
I _{GSS} Gate-body leakage current (V _{DS} = 0)		V _{GS} = ± 25 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	3	4	5	V
R _{DS(on}	Static drain-source on resistance	V _{GS} = 10 V, I _D = 16.5 A		0.070	0.079	Ω

Table 4. On /off states

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0	-	4650 110 5.7	-	pF pF pF
C _{o(er)} ⁽¹⁾	Equivalent output capacitance energy related	V _{GS} = 0, V _{DS} = 0 to 80% V _{(BR)DSS}	-	400	-	pF
C _{o(tr)} ⁽²⁾	Equivalent output capacitance time related	V _{GS} = 0, V _{DS} = 0 to 80% V _{(BR)DSS}	-	285	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain	-	1.4	-	Ω
Qg	Total gate charge	V _{DD} = 520 V, I _D = 16.5 A,		100		nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V	-	26	-	nC
Q _{gd}	Gate-drain charge	(see <i>Figure 3</i>)		38		nC

1. $C_{o(er)}$ is a constant capacitance value that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}

2. $C_{o(tr)}$ is a constant capacitance value that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}



	ownoning times					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(off)} t _r t _c t _f	Turn-off delay time Rise time Cross time Fall time	$V_{DD} = 400 \text{ V}, \text{ I}_{D} = 20 \text{ A}, \\ \text{R}_{\text{G}} = 4.7 \ \Omega, \text{ V}_{\text{GS}} = 10 \text{ V} \\ \text{(see Figure 7)}$	-	TBD TBD TBD TBD	-	ns ns ns ns

Table 6.Switching times

Table 7.Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} ⁽¹⁾	Source-drain current Source-drain current (pulsed)		-		34 136	A A
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 33 A, V _{GS} = 0	-		1.5	V
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I _{SD} = 33 A, di/dt = 100 A/μs V _{DD} = 100 V (see <i>Figure 4</i>)	-	400 7 35		ns μC Α
Q _{rr} Reverse recovery charge		$I_{SD} = 33 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$ $V_{DD} = 100 \text{ V}, \text{ T}_{j} = 150 ^{\circ}\text{C}$ (see <i>Figure 4</i>)	-	532 10 38		ns μC Α


1. Pulse width limited by safe operating area


2. Pulsed: pulse duration = 300 μ s, duty cycle 1.5%



3 Test circuits

Figure 2. Switching times test circuit for resistive load






Gate charge test circuit

Figure 3.

Figure 4. Test circuit for inductive load switching and diode recovery times



JJJJ

D.U.T.

2200

μF

3.3

μF

Vdd


AM01471v1

VD O

lр


Pw

0











4 Package mechanical data


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.




STL42N65M5

Dim.		mm					
Din.	Min.	Тур.	Max.				
А	0.80	0.90	1.00				
A1		0.02	0.05				
b	0.95	1.00	1.05				
С		0.10					
D		8.00					
E		8.00					
D2	7.05	7.20	7.30				
E2	4.15	4.30	4.40				
e		2.00					
L	0.40	0.50	0.60				

Table 8. PowerFLAT[™] 8x8 HV mechanical data





Package mechanical data




Figure 9. PowerFLAT[™] 8x8 HV recommended footprint



5 Revision history

Table 9.Document revision history

Date	Revision	Changes
28-Apr-2010	1	First release



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 17443 Rev 1

11/11