# Advance Information

# Integrated Stepper Motor Driver with Embedded MCU and LIN Serial Communication

The 908E626 is an integrated single-package solution that includes a high-performance HC08 microcontroller with a *SMARTMOS*<sup>TM</sup> analog control IC. The HC08 includes flash memory, a timer, enhanced serial communications interface (ESCI), an analog-to-digital converter (ADC), serial peripheral interface (SPI) (only internal), and an internal clock generator (ICG) module. The analog control die provides fully protected H-Bridge outputs, voltage regulator, autonomous watchdog, and local interconnect network (LIN) physical layer.


The single-package solution, together with LIN, provides optimal application performance adjustments and space-saving PCB design. It is well suited for the control of automotive stepper applications like climate control and light-levelling.

#### **Features**

- High-Performance M68HC08EY16 Core
- 16 K Bytes of On-Chip Flash Memory
- 512 Bytes of RAM
- · Internal Clock Generation Module
- · Two 16-Bit. 2-Channel Timers
- 10-Bit Analog-to-Digital Converter
- Four Low R<sub>DS(ON)</sub> Half-Bridge Outputs
- 13 Microcontroller I/Os


# 908E626

# STEPPER MOTOR DRIVER WITH EMBEDDED MCU AND LIN



#### **ORDERING INFORMATION**

Device	Temperature Range (T <sub>A</sub> )	Package
MM908E626AVDWB/R2	-40°C to 115°C	54 SOIC WB-EP



This document contains certain information on a new product. Specifications and information herein are subject to change without notice.






Figure 1. 908E626 Simplified Internal Block Diagram

**Transparent Top** PTB7/AD7/TBCH1 54 PTA0/KBD0 View of Package PTB6/AD6/TBCH0 PTA1/KBD1 2 53 PTC4/OSC1 3 PTA2/KBD2 52 PTC3/OSC2 51 **FLSVPP** PTC2/MCLK 5 50 PTA3/KBD3 PTB5/AD5 6 49 PTA4/KBD4 PTB4/AD4 48 **VREFH** PTB3/AD3 8 47 VDDA **IRQ** 9 46 **EVDD** RST 10 **EVSS** 45 PTB1/AD1 **VSSA** 11 44 PTD0/TACH0/BEMF 12 43 **VREFL** PTD1/TACH1 13 PTE1/RXD 42 Exposed NC 14 41 **RXD** Pad FGEN 15 40 VSS **BEMF** 16 NC 39 RST\_A 17 38 **VDD** IRQ\_A 18 37 NC SS 19 36 NC LIN 20 35 NC NC 21 34 HVDD NC 22 33 NC HB1 23 32 HB4 VSUP1 24 31 VSUP3 GND1 25 GND2 30

HB2

VSUP2

# **TERMINAL DEFINITIONS**

A functional description of each terminal can be found in the System/Application Information section beginning on page 14.

HB3

NC

29

28

26

27

Die	Terminal	Terminal Name	Formal Name	Definition
MCU	1 2 6 7 8 11	PTB7/AD7/TBCH1 PTB6/AD6/TBCH0 PTB5/AD5 PTB4/AD4 PTB3/AD3 PTB1/AD1	Port B I/Os	These terminals are special-function, bidirectional I/O port terminals that are shared with other functional modules in the MCU.
MCU	3 4 5	PTC4/OSC1 PTC3/OSC2 PTC2/MCLK	Port C I/Os	These terminals are special-function, bidirectional I/O port terminals that are shared with other functional modules in the MCU.
MCU	9	ĪRQ	External Interrupt Input	This terminal is an asynchronous external interrupt input terminal.
MCU	10	RST	External Reset	This terminal is bidirectional, allowing a reset of the entire system. It is driven low when any internal reset source is asserted.
MCU	12 13	PTD0/TACH0/BEMF PTD1/TACH1	Port D I/Os	These terminals are special-function, bidirectional I/O port terminals that are shared with other functional modules in the MCU.
_	14, 21, 22, 28, 33, 35, 36, 37, 39	NC	No Connect	Not connected.
MCU	42	PTE1/RXD	Port E I/O	This terminal is a special-function, bidirectional I/O port terminal that can is shared with other functional modules in the MCU.
MCU	43 48	VREFL VREFH	ADC References	These terminals are the reference voltage terminals for the analog-to-digital converter (ADC).

# **TERMINAL DEFINITIONS (continued)**

A functional description of each terminal can be found in the System/Application Information section beginning on page 14.

Die	Terminal	Terminal Name	Formal Name	Definition
MCU	44 47	VSSA VDDA	ADC Supply Terminals	These terminals are the power supply terminals for the analog-to-digital converter.
MCU	45 46	EVSS EVDD	MCU Power Supply Terminals	These terminals are the ground and power supply terminals, respectively. The MCU operates from a single power supply.
MCU	49 50 52 53 54	PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 PTA0/KBD0	Port A I/Os	These terminals are special-function, bidirectional I/O port terminals that are shared with other functional modules in the MCU.
MCU	51	FLSVPP	Test Terminal	For test purposes only. Do not connect in the application.
Analog	15	FGEN	Current Limitation Frequency Input	This is the input terminal for the half-bridge current limitation PWM frequency.
Analog	16	BEMF	Back Electromagnetic Force Output	This terminal gives the user information about back electromagnetic force (BEMF).
Analog	17	RST_A	Internal Reset	This terminal is the bidirectional reset terminal of the analog die.
Analog	18	ĪRQ_Ā	Internal Interrupt Output	This terminal is the interrupt output terminal of the analog die indicating errors or wake-up events.
Analog	19	SS	Slave Select	This terminal is the SPI slave select terminal for the analog chip.
Analog	20	LIN	LIN Bus	This terminal represents the single-wire bus transmitter and receiver.
Analog	23 26 29 32	HB1 HB2 HB3 HB4	Half-Bridge Outputs	This device includes power MOSFETs configured as four half-bridge driver outputs. These outputs may be configured for step motor drivers, DC motor drivers, or as high-side and low-side switches.
Analog	24 27 31	VSUP1 VSUP2 VSUP3	Power Supply Terminals	These terminals are device power supply terminals.
Analog	25 30	GND1 GND2	Power Ground Terminals	These terminals are device power ground connections.
Analog	34	HVDD	Switchable V <sub>DD</sub> Output	This terminal is a switchable V <sub>DD</sub> output for driving resistive loads requiring a regulated 5.0 V supply; e.g., 3-terminal Hall-effect sensors.
Analog	38	VDD	Voltage Regulator Output	The +5.0 V voltage regulator output terminal is intended to supply the embedded microcontroller.
Analog	40	VSS	Voltage Regulator Ground	Ground terminal for the connection of all non-power ground connections (microcontroller and sensors).
Analog	41	RXD	LIN Transceiver Output	This terminal is the output of LIN transceiver.
-	EP	Exposed Pad	Exposed Pad	The exposed pad terminal on the bottom side of the package conducts heat from the chip to the PCB board.

#### **MAXIMUM RATINGS**

All voltages are with respect to ground unless otherwise noted. Exceeding limits on any terminal may cause permanent damage to the device.

Rating	Symbol	Value	Unit
ELECTRICAL RATINGS			•
Supply Voltage  Analog Chip Supply Voltage under Normal Operation (Steady-State)  Analog Chip Supply Voltage under Transient Conditions (Note 1)  Microcontroller Chip Supply Voltage	V <sub>SUP(SS)</sub> V <sub>SUP(PK)</sub> V <sub>DD</sub>	-0.3 to 28 -0.3 to 40 -0.3 to 6.0	V
Input Terminal Voltage Analog Chip Microcontroller Chip	VIN(ANALOG) VIN(MCU)	-0.3 to 5.5 V <sub>SS</sub> -0.3 to V <sub>DD</sub> +0.3	V
Maximum Microcontroller Current per Terminal All Terminals Except VDD, VSS, PTA0:PTA6, PTC0:PTC1 Terminals PTA0:PTA6, PTC0:PTC1	I <sub>PIN(1)</sub> I <sub>PIN(2)</sub>	±15 ±25	mA
Maximum Microcontroller V <sub>SS</sub> Output Current	I <sub>MVSS</sub>	100	mA
Maximum Microcontroller V <sub>DD</sub> Input Current	I <sub>MVDD</sub>	100	mA
LIN Supply Voltage  Normal Operation (Steady-State)  Transient Conditions (Note 1)	V <sub>BUS</sub> (SS)	-18 to 28 40	V
ESD Voltage  Human Body Model (Note 2)  Machine Model (Note 3)  Charge Device Model (Note 4)	V <sub>ESD1</sub> V <sub>ESD2</sub> V <sub>ESD3</sub>	±3000 ±150 ±500	V

# THERMAL RATINGS

Storage Temperature	T <sub>STG</sub>	-40 to 150	°C
Operating Case Temperature (Note 5)	T <sub>C</sub>	-40 to 115	°C
Operating Junction Temperature			°C
Analog	T <sub>J(ANALOG)</sub>	-40 to 150	
MCU (Note 6)	T <sub>J(MCU)</sub>	-40 to 135	
Peak Package Reflow Temperature During Solder Mounting (Note 7)	T <sub>SOLDER</sub>	245	°C
Thermal Resistance (Junction to Ambient)			°C/W
All Outputs ON (Note 8), (Note 10)	$R_{ heta JA1}$	24	
Single Output ON (Note 9), (Note 10)	$R_{ heta JA2}$	27	

# Notes

- 1. Transient capability for pulses with a time of t < 0.5 sec.
- 2. ESD1 testing is performed in accordance with the Human Body Model ( $C_{ZAP} = 100 \text{ pF}$ ,  $R_{ZAP} = 1500 \Omega$ ).
- 3. ESD2 testing is performed in accordance with the Machine Model ( $C_{ZAP} = 200 \text{ pF}, R_{ZAP} = 0 \Omega$ ).
- 4. ESD3 testing is performed in accordance with Charge Device Model, robotic (C<sub>ZAP</sub>=4.0 pF).
- 5. The limiting factor is junction temperature, taking into account the power dissipation, thermal resistance, and heat sinking.
- 6. In the 125°C to 135°C temperature range, the FLASH is guaranteed as read only.
- 7. Terminal soldering temperature is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- 8. All outputs ON and dissipating equal power.
- 9. One output ON and dissipating power.
- 10. Per JEDEC JESD51-2 at natural convection, still air condition; and 2s2p thermal test board per JEDEC JESD51-7 and JESD51-5 (thermal vias connected to top ground plane).

## STATIC ELECTRICAL CHARACTERISTICS

All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V  $\leq$  V<sub>SUP</sub>  $\leq$  16 V, -40°C  $\leq$  T<sub>J</sub>  $\leq$  135°C unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
SUPPLY VOLTAGE					
Nominal Operating Voltage	V <sub>SUP</sub>	8.0	-	18	V
SUPPLY CURRENT			l	l	· ·
NORMAL Mode	I <sub>RUN</sub>				mA
$V_{SUP}$ = 12 V, Power Die ON (PSON=1), MCU Operating Using Internal Oscillator at 32 MHz (8.0 MHz Bus Frequency), SPI, ESCI, ADC Enabled		-	20	_	
DIGITAL INTERFACE RATINGS (ANALOG DIE)	•				•
Output Terminals RST_A, IRQ_A					V
Low-State Output Voltage (I <sub>OUT</sub> = -1.5 mA)	V <sub>OL</sub>	-	_	0.4	
High-State Output Voltage ( $I_{OUT} = 1.0 \mu A$ )	V <sub>OH</sub>	3.85	_	_	
Output Terminals BEMF, RXD					V
Low-State Output Voltage (I <sub>OUT</sub> = -1.5 mA)	V <sub>OL</sub>	_	_	0.4	
High-State Output Voltage (I <sub>OUT</sub> = 1.5 mA)	V <sub>OH</sub>	3.85	_	_	
Output Terminal RXD-Capacitance (Note 11)	C <sub>IN</sub>	-	4.0	-	pF
Input Terminals RST_A, FGEN, SS					V
Input Logic Low Voltage	V <sub>IL</sub>	_	_	1.5	
Input Logic High Voltage	V <sub>IH</sub>	3.5	_	_	
Input Terminals RST_A, FGEN, SS-Capacitance (Note 11)	C <sub>IN</sub>	_	4.0	-	pF
Terminals RST_A, IRQ_A-Pullup Resistor	R <sub>PULLUP1</sub>	_	10	-	kΩ
Terminal SS-Pullup Resistor	R <sub>PULLUP2</sub>	-	60	-	kΩ
Terminals FGEN, MOSI, SPSCK-Pulldown Resistor	R <sub>PULLDOWN</sub>	_	60	-	kΩ
Terminal TXD-Pullup Current Source	I <sub>PULLUP</sub>	-	35	-	μΑ

#### Notes

11. This parameter is guaranteed by process monitoring but is not production tested.

# STATIC ELECTRICAL CHARACTERISTICS (continued)

All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V  $\leq$  V<sub>SUP</sub>  $\leq$  16 V, -40°C  $\leq$  T<sub>J</sub>  $\leq$  135°C unless otherwise noted. Typical values noted reflect the approximate parameter mean at  $T_A = 25^{\circ}C$  under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
SYSTEM RESETS AND INTERRUPTS					
High-Voltage Reset					V
Threshold	V <sub>HVRON</sub>	27	30	33	
Hysteresis	V <sub>HVRH</sub>	_	1.5	-	
Low-Voltage Reset					
Threshold	$V_{LVRON}$	3.6	4.0	4.7	V
Hysteresis	$V_{LVRH}$	_	100	_	mV
High-Voltage Interrupt					V
Threshold	V <sub>HVION</sub>	17.5	21	23	
Hysteresis	V <sub>HVIH</sub>	_	1.0	_	
Low-Voltage Interrupt					V
Threshold	$V_{LVION}$	6.5	_	8.0	
Hysteresis	$V_{LVIH}$	_	0.4	_	
High-Temperature Reset (Note 12)					°C
Threshold	T <sub>RON</sub>	_	170	_	
Hysteresis	T <sub>RH</sub>	5.0	_	_	
High-Temperature Interrupt (Note 13)					°C
Threshold	T <sub>ION</sub>	_	160	_	
Hysteresis	T <sub>IH</sub>	5.0	_	_	
VOLTAGE REGULATOR	1			1	1
Normal Mode Output Voltage	V <sub>DDRUN</sub>				V
$I_{OUT} = 60 \text{ mA}, 6.0 \text{ V} < V_{SUP} < 18 \text{ V}$		4.75	5.0	5.25	
		<del> </del>	+	1	+

Normal Mode Output Voltage I <sub>OUT</sub> = 60 mA, 6.0 V < V <sub>SUP</sub> < 18 V	V <sub>DDRUN</sub>	4.75	5.0	5.25	V
Load Regulation I <sub>OUT</sub> = 80 mA, V <sub>SUP</sub> = 9.0 V	V <sub>LR</sub>	-	_	100	mV

# Notes

- This parameter is guaranteed by process monitoring but is not production tested.
- High-Temperature Interrupt (HTI) threshold is linked to High-Temperature Reset (HTR) threshold (HTR = HTI + 10°C).

# STATIC ELECTRICAL CHARACTERISTICS (continued)

All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V  $\leq$  V<sub>SUP</sub>  $\leq$  16 V, -40°C  $\leq$  T<sub>J</sub>  $\leq$  135°C unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
LIN PHYSICAL LAYER	·				
Output Low Level	V <sub>LIN-LOW</sub>				V
TXD LOW, 500 $\Omega$ Pullup to V <sub>SUP</sub>		-	-	1.4	
Output High Level	V <sub>LIN-HIGH</sub>				V
TXD HIGH, $I_{OUT} = 1.0 \mu A$		V <sub>SUP</sub> -1.0	_	_	
Pullup Resistor to V <sub>SUP</sub>	R <sub>SLAVE</sub>	20	30	60	kΩ
Leakage Current to GND	I <sub>BUS_PAS_rec</sub>				μΑ
Recessive State (-0.5 V < V <sub>LIN</sub> < V <sub>SUP</sub> )		0	-	20	
Leakage Current to GND (V <sub>SUP</sub> Disconnected)					μΑ
Including Internal Pullup Resistor, V <sub>LIN</sub> @ -18 V	I <sub>BUS_NO_GND</sub>	_	-600	_	
Including Internal Pullup Resistor, V <sub>LIN</sub> @ +18 V	I <sub>BUS</sub>	-	25	_	
LIN Receiver					V
Recessive	V <sub>IH</sub>	0.6 V <sub>LIN</sub>	_	V <sub>SUP</sub>	
Dominant	$V_{IL}$	0	-	0.4 V <sub>LIN</sub>	
Threshold	$V_{ITH}$	-	V <sub>SUP</sub> /2	-	
Input Hysteresis	$V_{IHY}$	0.01 V <sub>SUP</sub>	_	0.1 V <sub>SUP</sub>	

## STATIC ELECTRICAL CHARACTERISTICS (continued)

All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V  $\leq$  V<sub>SUP</sub>  $\leq$  16 V, -40°C  $\leq$  T<sub>J</sub>  $\leq$  135°C unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
HALF-BRIDGE OUTPUTS (H1:H4)	·				
Switch ON Resistance @ T <sub>J</sub> = 25°C with I <sub>LOAD</sub> = 1.0 A					mΩ
High Side	R <sub>DS(ON)HB_HS</sub>	_	425	500	
Low Side	R <sub>DS(ON)HB_LS</sub>	_	400	500	
High-Side Overcurrent Shutdown	I <sub>HBHSOC</sub>	3.0	-	7.5	Α
Low-Side Overcurrent Shutdown	I <sub>HBLSOC</sub>	3.0	-	7.5	Α
Low-Side Current Limitation @ T <sub>J</sub> = 25°C					mA
Current Limit 1 (CLS2 = 0, CLS1 = 1, CLS0 = 1)	I <sub>CL1</sub>	-	55	_	
Current Limit 2 (CLS2 = 1, CLS1 = 0, CLS0 = 0)	I <sub>CL2</sub>	210	260	315	
Current Limit 3 (CLS2 = 1, CLS1 = 0, CLS0 = 1)	I <sub>CL3</sub>	300	370	440	
Current Limit 4 (CLS2 = 1, CLS1 = 1, CLS0 = 0)	I <sub>CL4</sub>	450	550	650	
Current Limit 5 (CLS2 = 1, CLS1 = 1, CLS0 = 1)	I <sub>CL5</sub>	600	740	880	
Half-Bridge Output HIGH Threshold for BEMF Detection	V <sub>BEMFH</sub>	_	-30	0	V
Half-Bridge Output LOW Threshold for BEMF Detection	V <sub>BEMFL</sub>	-	-60	-5.0	mV
Hysteresis for BEMF Detection	V <sub>BEMFHY</sub>	_	30	-	mV
Low-Side Current-to-Voltage Ratio (V <sub>ADOUT</sub> [V]/I <sub>HB</sub> [A])					V/A
CSA = 1	RATIO <sub>H</sub>	7.0	12.0	14.0	
CSA = 0	RATIO <sub>L</sub>	1.0	2.0	3.0	
SWITCHABLE V <sub>DD</sub> OUTPUT (HVDD)			1	1	•
Overcurrent Shutdown Threshold	I <sub>HVDDOCT</sub>	24	30	40	mA
V <sub>SUP</sub> DOWN-SCALER			1	1	•
Voltage Ratio (RATIO <sub>VSUP</sub> = $V_{SUP} / V_{ADOUT}$ )	RATIO <sub>VSUP</sub>	4.8	5.1	5.35	-
NTERNAL DIE TEMPERATURE SENSOR	1		1	1	1
Voltage/Temperature Slope	S <sub>TtoV</sub>	_	19	_	mV/°C
Output Voltage @ 25°C	V <sub>T25</sub>	1.7	2.1	2.5	V

# **DYNAMIC ELECTRICAL CHARACTERISTICS**

All characteristics are for the analog chip only. Please refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V  $\leq$  V<sub>SUP</sub>  $\leq$  16 V, -40°C  $\leq$  T<sub>J</sub>  $\leq$  135°C unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
LIN PHYSICAL LAYER					
Propagation Delay (Note 14), (Note 15)					μS
TXD LOW to LIN LOW	t <sub>TXD-LIN-low</sub>	_	_	6.0	
TXD HIGH to LIN HIGH	t <sub>TXD-LIN-high</sub>	_	-	6.0	
LIN LOW to RXD LOW	t <sub>LIN-RXD-low</sub>	-	4.0	8.0	
LIN HIGH to RXD HIGH	t <sub>LIN-RXD-high</sub>	_	4.0	8.0	
TXD Symmetry	t <sub>TXD-SYM</sub>	-2.0	-	2.0	
RXD Symmetry	t <sub>RXD-SYM</sub>	-2.0	_	2.0	
Output Falling Edge Slew Rate (Note 14), (Note 16)	SR <sub>F</sub>				V/µs
80% to 20%		-1.0	-2.0	-3.0	
Output Rising Edge Slew Rate (Note 14), (Note 16)	SR <sub>R</sub>				V/µs
20% to 80%, $R_{BUS}$ > 1.0 k $\Omega$ , $C_{BUS}$ < 10 nF		1.0	2.0	3.0	
LIN Rise/Fall Slew Rate Symmetry (Note 14), (Note 16)	SR <sub>S</sub>	-2.0	_	2.0	μS
AUTONOMOUS WATCHDOG (AWD)					
AWD Oscillator Period	tosc	-	40	_	μS
AWD Period Low = 512 t <sub>OSC</sub>	t <sub>AWDPH</sub>	16	22	28	ms
AWD Period High = 256 t <sub>OSC</sub>	t <sub>AWDPL</sub>	8.0	11	14	ms

#### Notes


- 14. All LIN characteristics are for initial LIN slew rate selection (20 kbaud) (SRS0:SRS1=00).
- 15. See <u>Figure 2</u>, page 12.
- 16. See <u>Figure 3</u>, page 12.

## **MICROCONTROLLER**

For a detailed microcontroller description, refer to the MC68HC908EY16 datasheet.

Module	Description
Core	High-Performance HC08 Core with a Maximum Internal Bus Frequency of 8.0 MHz
Timer	Two 16-Bit Timers with Two Channels (TIM A and TIM B)
Flash	16 K Bytes
RAM	512 Bytes
ADC	10-Bit Analog-to-Digital Converter
SPI	SPI Module
ESCI	Standard Serial Communication Interface (SCI) Module Bit-Time Measurement Arbitration Prescaler with Fine Baud-Rate Adjustment
ICG	Internal Clock Generation Module
BEMF Counter	Special Counter for SMARTMOS BEMF Output

# **Timing Diagrams**



**Figure 2. LIN Timing Description** 




Figure 3. LIN Slew Rate Description

∆V Fall

∆t Fall-time

SR<sub>F</sub> =

SR<sub>R</sub> =

ΔV Rise

Δt Rise-time

# **Functional Diagrams**




Figure 4. Free Wheel Diode Forward Voltage




Figure 5. Dropout Voltage on HVDD

## SYSTEM/APPLICATION INFORMATION

#### INTRODUCTION

The 908E626 device was designed and developed as a highly integrated and cost-effective solution for automotive and industrial applications. For automotive body electronics, the 908E626 is well suited to perform stepper motor control, e.g. for climate or light-levelling control via a 3-wire LIN bus.

This device combines an standard HC08 MCU core (68HC908EY16) with flash memory together with a SMARTMOS IC chip. The SMARTMOS IC chip combines power and control in one chip. Power switches are provided on the SMARTMOS IC configured as four half-bridge outputs. Other ports are also provided including a selectable HVDD terminal. An internal voltage regulator is provided on the SMARTMOS IC chip, which provides power to the MCU chip.

Also included in this device is a LIN physical layer, which communicates using a single wire. This enables the device to be compatible with 3-wire bus systems, where one wire is used for communication, one for battery, and the third for ground.

## **FUNCTIONAL TERMINAL DESCRIPTION**

See Figure 1, 908E626 Simplified Internal Block Diagram, page 2, for a graphic representation of the various terminals referred to in the following paragraphs. Also, see the terminal diagram on page 3 for a depiction of the terminal locations on the package.

## Port A I/O Terminals

These terminals are special-function, bidirectional I/O port terminals that are shared with other functional modules in the MCU. PTA0: PTA4 are shared with the keyboard interrupt terminals, KBD0: KBD4.

The PTA5/SPSCK terminal is not accessible in this device and is internally connected to the SPI clock terminal of the analog die. The PTA6/SS terminal is likewise not accessible.

For details refer to the 68HC908EY16 datasheet.

#### Port B I/O Terminals

These terminals are special-function, bidirectional I/O port terminals that are shared with other functional modules in the MCU. All terminals are shared with the ADC module. The PTB6: PTB7 terminals are also shared with the Timer B module.

PTB0/AD0 is internally connected to the ADOUT terminal of the analog die, allowing diagnostic measurements to be calculated; e.g., current recopy, V<sub>SUP</sub>, etc. The PTB2/AD2 terminal is not accessible in this device.

For details refer to the 68HC908EY16 datasheet.

#### Port C I/O Terminals

These terminals are special-function, bidirectional I/O port terminals that are shared with other functional modules in the MCU. For example, PTC2:PTC4 are shared with the ICG module.

PTC0/MISO and PTC1/MOSI are not accessible in this device and are internally connected to the MISO and MOSI SPI terminals of the analog die.

For details refer to the 68HC908EY16 datasheet.

## Port D I/O Terminals

PTD1/TACH1 and PTD0/TACH0/BEMF are specialfunction, bidirectional I/O port terminals that can also be programmed to be timer terminals.

In step motor applications the PTD0 terminal should be connected to the BEMF output of the analog die in order to evaluate the BEMF signal with a special BEMF module of the MCU.

PTD1 terminal is recommended for use as an output terminal for generating the FGEN signal (PWM signal) if required by the application.

# Port E I/O Terminal

PTE1/RXD and PTE0/TXD are special-function, bidirectional I/O port terminals that can also be programmed to be enhanced serial communication.

PTE0/TXD is internally connected to the TXD terminal of the analog die. The connection for the receiver must be done externally.

# **External Interrupt Terminal (IRQ)**

The IRQ terminal is an asynchronous external interrupt terminal. This terminal contains an internal pullup resistor that is always activated, even when the IRQ terminal is pulled LOW.

For details refer to the 68HC908EY16 datasheet.

# **External Reset Terminal (RST)**

A logic [0] on the RST terminal forces the MCU to a known startup state. RST is bidirectional, allowing a reset of the entire system. It is driven LOW when any internal reset source is asserted.

This terminal contains an internal pullup resistor that is always activated, even when the reset terminal is pulled LOW.

For details refer to the 68HC908EY16 datasheet.

# **Current Limitation Frequency Input Terminal (FGEN)**

Input terminal for the half-bridge current limitation PWM frequency. This input is not a real PWM input terminal; it should just supply the period of the PWM. The duty cycle will be generated automatically.

**Important** The recommended FGEN frequency should be in the range of 0.1 kHz to 20 kHz.

# **Back Electromagnetic Force Output Terminal (BEMF)**

This terminal gives the user information about back electromagnetic force (BEMF). This feature allows stall detection and coil failures in step motor applications. In order to evaluate this signal the terminal must be directly connected to terminal PTD0/TACH0/BEMF.

# Reset Terminal (RST\_A)

RST\_A is the bidirectional reset terminal of the analog die. It is an open drain with pullup resistor and must be connected to the RST terminal of the MCU.

# Interrupt Terminal (IRQ\_A)

IRQ\_A is the interrupt output terminal of the analog die indicating errors or wake-up events. It is an open drain with pullup resistor and must be connected to the IRQ terminal of the MCU.

# Slave Select Terminal (SS)

This terminal is the SPI Slave Select terminal for the analog chip. All other SPI connections are done internally.  $\overline{SS}$  must be connected to PTB1 or any other logic I/O of the microcontroller.

## LIN Bus Terminal (LIN)

The LIN terminal represents the single-wire bus transmitter and receiver. It is suited for automotive bus systems and is based on the LIN bus specification.

# Half-Bridge Output Terminals (HB1:HB4)

The 908E626 device includes power MOSFETs configured as four half-bridge driver outputs. The HB1:HB4 outputs may be configured for step motor drivers, DC motor drivers, or as high-side and low-side switches.

The HB1:HB4 outputs are short-circuit and overtemperature protected, and they feature current recopy, current limitation, and BEMF generation. Current limitation and recopy are done on the low-side MOSFETs.

# Power Supply Terminals (VSUP1: VSUP3)

VSUP1:VSUP3 are device power supply terminals. The nominal input voltage is designed for operation from 12 V systems. Owing to the low ON-resistance and current requirements of the half-bridge driver outputs, multiple VSUP terminals are provided.

All VSUP terminals must be connected to get full chip functionality.

# Power Ground Terminals (GND1 and GND2)

GND1 and GND2 are device power ground connections. Owing to the low ON-resistance and current requirements of the half-bridge driver outputs multiple terminals are provided.

GND1 and GND2 terminals must be connected to get full chip functionality.

# Switchable V<sub>DD</sub> Output Terminal (HVDD)

The HVDD terminal is a switchable  $V_{\rm DD}$  output for driving resistive loads requiring a regulated 5.0 V supply; The output is short-circuit protected.

# +5.0 V Voltage Regulator Output Terminal (VDD)

The VDD terminal is needed to place an external capacitor to stabilize the regulated output voltage. The VDD terminal is intended to supply the embedded microcontroller.

**Important** The VDD terminal should not be used to supply other loads; use the HVDD terminal for this purpose. The VDD, EVDD, VDDA, and VREFH terminals must be connected together.

#### Voltage Regulator Ground Terminal (VSS)

The VSS terminal is the ground terminal for the connection of all non-power ground connections (microcontroller and sensors).

**Important** VSS, EVSS, VSSA, and VREFL terminals must be connected together.

## LIN Transceiver Output Terminal (RXD)

This terminal is the output of LIN transceiver. The terminal must be connected to the microcontroller's Enhanced Serial Communications Interface (ESCI) module (RXD terminal).

# ADC Reference Terminals (VREFL and VREFH)

VREFL and VREFH are the reference voltage terminals for the ADC. It is recommended that a high-quality ceramic decoupling capacitor be placed between these terminals.

**Important** VREFH is the high reference supply for the ADC and should be tied to the same potential as VDDA via separate traces. VREFL is the low reference supply for the ADC and should be tied to the same potential as VSS via separate traces.

For details refer to the 68HC908EY16 datasheet.

## ADC Supply Terminals (VDDA and VSSA)

VDDA and VSSA are the power supply terminals for the analog-to-digital converter (ADC). It is recommended that a high-quality ceramic decoupling capacitor be placed between these terminals.

**Important** VDDA is the supply for the ADC and should be tied to the same potential as EVDD via separate traces. VSSA is the ground terminal for the ADC and should be tied to the same potential as EVSS via separate traces.

For details refer to the 68HC908EY16 datasheet.

# MCU Power Supply Terminals (EVDD and EVSS)

EVDD and EVSS are the power supply and ground terminals. The MCU operates from a single power supply.

Fast signal transitions on MCU terminals place high, shortduration current demands on the power supply. To prevent noise problems, take special care to provide power supply bypassing at the MCU. For details refer to the 68HC908EY16 datasheet.

# **Test Terminal (FLSVPP)**

For test purposes only. Do not connect in the application.

# **Exposed Pad Terminal**

The exposed pad terminal on the bottom side of the package conducts heat from the chip to the PCB board. For thermal performance the pad must be soldered to the PCB board. It is recommended that the pad be connected to the ground potential.

#### ANALOG DIE DESCRIPTION

# Interrupts

The 908E626 has five different interrupt sources as described in the following paragraphs. The interrupts can be disabled or enabled via the SPI. After reset all interrupts are automatically disabled.

## Low-Voltage Interrupt

The Low-Voltage Interrupt (LVI) is related to the external supply voltage, V<sub>SUP</sub>. If this voltage falls below the LVI threshold, it will set the LVI flag. If the low-voltage interrupt is enabled, an interrupt will be initiated.

With LVI the H-Bridges (high-side MOSFET only) are switched off. All other modules are not influenced by this interrupt.

#### **High-Voltage Interrupt**

The High-Voltage Interrupt (HVI) is related to the external supply voltage,  $V_{SUP}$ . If this voltage rises above the HVI threshold, it will set the HVI flag. If the High-Voltage Interrupt is enabled, an interrupt will be initiated.

With HVI the H-Bridges (high-side MOSFET only) are switched off. All other modules are not influenced by this interrupt.

# **High-Temperature Interrupt**

The High-Temperature Interrupt (HTI) is generated by the on-chip temperature sensors. If the chip temperature is above the HTI threshold, the HTI flag will be set. If the High-Temperature Interrupt is enabled, an interrupt will be initiated.

#### LIN Interrupt

If the LINIE bit is set, a falling edge on the LIN terminal will generate an interrupt.

## **Overcurrent Interrupt**

If an overcurrent condition on a half-bridge or the HVDD output is detected and the OCIE bit is set and an interrupt generated.

## Interrupt Flag Register (IFR)

#### Register Name and Address: IFR - \$05

	Bit7	6	5	4	3	2	1	Bit0
Read	0	0	LINF	HTF	LVF	HVF	OCF	0
Write	U	U	LINE	піг	LVF	пиг		
Reset	0	0	0	0	0	0	0	0

### LINF-LIN Flag Bit

This read/write flag is set on the falling edge at the LIN data line. Clear LINF by writing a logic [1] to LINF. Reset clears the LINF bit. Writing a logic [0] to LINF has no effect.

- 1 = Falling edge on LIN data line has occurred.
- 0 = Falling edge on LIN data line has not occurred since last clear.

#### HTF—High-Temperature Flag Bit

This read/write flag is set on a high-temperature condition. Clear HTF by writing a logic [1] to HTF. If a high-temperature condition is still present while writing a logic [1] to HTF, the writing has no effect. Therefore, a high-temperature interrupt cannot be lost due to inadvertent clearing of HTF. Reset clears the HTF bit. Writing a logic [0] to HTF has no effect.

- 1 = High-temperature condition has occurred.
- 0 = High-temperature condition has not occurred.

# LVF—Low-Voltage Flag Bit

This read/write flag is set on a low-voltage condition. Clear LVF by writing a logic [1] to LVF. If a low-voltage condition is still present while writing a logic [1] to LVF, the writing has no effect. Therefore, a low-voltage interrupt cannot be lost due to inadvertent clearing of LVF. Reset clears the LVF bit. Writing a logic [0] to LVF has no effect.

- 1 = Low-voltage condition has occurred.
- 0 = Low-voltage condition has not occurred.

## HVF—High-Voltage Flag Bit

This read/write flag is set on a high-voltage condition. Clear HVF by writing a logic [1] to HVF. If high-voltage condition is still present while writing a logic [1] to HVF, the writing has no effect. Therefore, a high-voltage interrupt cannot be lost due to inadvertent clearing of HVF. Reset clears the HVF bit. Writing a logic [0] to HVF has no effect.

- 1 = High-voltage condition has occurred.
- 0 = High-voltage condition has not occurred.

#### OCF—Overcurrent Flag Bit

This read-only flag is set on an overcurrent condition. Reset clears the OCF bit. To clear this flag, write a logic [1] to the appropriate overcurrent flag in the SYSSTAT Register. See Figure 6, which shows the two signals triggering the OCF.

- 1 = High-current condition has occurred.
- 0 = High-current condition has not occurred.




Figure 6. Principal Implementation for OCF

#### Interrupt Mask Register (IMR)

#### Register Name and Address: IMR - \$04

	Bit7	6	5	4	3	2	1	Bit0
Read	0	0	LINIE	HTIE	LVIE	HVIE	OCIE	0
Write	U	U	LINIE	HIIE	LVIE	HVIE	OCIE	
Reset	0	0	0	0	0	0	0	0

#### LINIE—LIN Line Interrupt Enable Bit

This read/write bit enables CPU interrupts by the LIN flag, LINF. Reset clears the LINIE bit.

- 1 = Interrupt requests from LINF flag enabled.
- 0 = Interrupt requests from LINF flag disabled.

# HTIE—High-Temperature Interrupt Enable Bit

This read/write bit enables CPU interrupts by the high-temperature flag, HTF. Reset clears the HTIE bit.

- 1 = Interrupt requests from HTF flag enabled.
- 0 = Interrupt requests from HTF flag disabled.

#### LVIE—Low-Voltage Interrupt Enable Bit

This read/write bit enables CPU interrupts by the low-voltage flag, LVF. Reset clears the LVIE bit.

- 1 = Interrupt requests from LVF flag enabled.
- 0 = Interrupt requests from LVF flag disabled.

#### HVIE—High-Voltage Interrupt Enable Bit

This read/write bit enables CPU interrupts by the high-voltage flag, HVF. Reset clears the HVIE bit.

- 1 = Interrupt requests from HVF flag enabled.
- 0 = Interrupt requests from HVF flag disabled.

#### OCIE—Overcurrent Interrupt Enable Bit

This read/write bit enables CPU interrupts by the overcurrent flag, OCF. Reset clears the OCIE bit.

- 1 = Interrupt requests from OCF flag enabled.
- 0 = Interrupt requests from OCF flag disabled.

#### Reset

The 908E626 chip has four internal reset sources and one external reset source, as explained in the paragraphs below. Figure 7 depicts the internal reset sources.




Figure 7. Internal Reset Routing

#### **Reset Internal Sources**

#### **Autonomous Watchdog**

AWD modules generates a reset because of a timeout (watchdog function).

# **High-Temperature Reset**

To prevent damage to the device, a reset will be initiated if the temperature rises above a certain value. The reset is maskable with bit HTRE in the Reset Mask Register. After a reset the high-temperature reset is disabled.

#### Low-Voltage Reset

The LVR is related to the internal  $V_{DD}$ . In case the voltage falls below a certain threshold, it will pull down the  $\overline{RST}_A$  terminal.

# **High-Voltage Reset**

The HVR is related to the external  $V_{SUP}$  voltage. In case the voltage is above a certain threshold, it will pull down the  $\overline{RST\_A}$  terminal. The reset is maskable with bit HVRE in the Reset Mask Register. After a reset the high-voltage reset is disabled.

#### **Reset External Source**

#### **External Reset Terminal**

The microcontroller has the capability of resetting the SMARTMOS device by pulling down the RST terminal.

# Reset Mask Register (RMR)

# Register Name and Address: RMR - \$06

	Bit7	6	5	4	3	2	1	Bit0
Read	TTEST	0	0	0	0	0	HVRE	HTRE
Write	11201						TIVICE	IIIIKL
Reset	0	0	0	0	0	0	0	0

#### TTEST—High-Temperature Reset Test

This read/write bit is for test purposes only. It decreases the overtemperature shutdown limit for final test. Reset clears the HTRE bit.

- 1 = Low-temperature threshold enabled.
- 0 = Low-temperature threshold disabled.

#### HVRE—High-Voltage Reset Enable Bit

This read/write bit enables resets on high-voltage conditions. Reset clears the HVRE bit.

- 1 = High-voltage reset enabled.
- 0 = High-voltage reset disabled.

#### HTRE—High-Temperature Reset Enable Bit

This read/write bit enables resets on high-temperature conditions. Reset clears the HTRE bit.

- 1 = High-temperature reset enabled.
- 0 = High-temperature reset disabled.

#### SERIAL PERIPHERAL INTERFACE

The serial peripheral interface (SPI) creates the communication link between the microcontroller and the 908E626.

The interface consists of four terminals (see Figure 8):

- SS—Slave Select
- MOSI—Master-Out Slave-In
- MISO-Master-In Slave-Out
- SPSCK—Serial Clock (maximum frequency 4.0 MHz)

A complete data transfer via the SPI consists of 2 bytes. The master sends address and data, slave system status, and data of the selected address.




Figure 8. SPI Protocol

During the inactive phase of  $\overline{SS}$ , the new data transfer is prepared. The falling edge on the  $\overline{SS}$  line indicates the start of a new data transfer and puts MISO in the low-impedance mode. The first valid data are moved to MISO with the rising edge of SPSCK.

The MISO output changes data on a rising edge of SPSCK. The MOSI input is sampled on a falling edge of SPSCK. The

data transfer is only valid if exactly 16 sample clock edges are present in the active phase of  $\overline{SS}$ .

After a write operation, the transmitted data is latched into the register by the rising edge of SS. Register read data is internally latched into the SPI at the time when the parity bit is transferred. SS HIGH forces MISO to high impedance.

## **Master Address Byte**

#### A4:A0

Contains the address of the desired register.

#### R/W

Contains information about a read or a write operation.

- If R/W = 1, the second byte of master contains no valid information, slave just transmits back register data.
- If R/W = 0, the master sends data to be written in the second byte, slave sends concurrently contents of selected register prior to write operation, write data is latched in the SMARTMOS register on rising edge of SS.

# Parity P

The parity bit is equal to "0" if the number of 1 bits is an even number contained within  $R/\overline{W}$ , A4:A0. If the number of 1 bits is odd, P equals "1". For example, if  $R/\overline{W}$  = 1, A4:A0 = 00001, then P equals "0."

The parity bit is only evaluated during a write operation.

#### Bit X

Not used.

## Master Data Byte

Contains data to be written or no valid data during a read operation.

#### Slave Status Byte

Contains the contents of the System Status Register (\$0c) independent of whether it is a write or read operation or which register was selected.

# Slave Data Byte

Contains the contents of selected register. During a write operation it includes the register content prior to a write operation.

## **SPI Register Overview**

<u>Table 1</u> summarizes the SPI Register addresses and the bit names of each register.

Table 1. List of Registers

Addr	Do wieten News	DAM				Bit				
Adar	Register Name	R/W	7	6	5	4	3	2	1	0
\$01	H-Bridge Output	R	HB4_H	HB4_L	HB3_H	HB3_L	HB2_H	HB2_L	HB1_H	HB1_L
ΨΟΙ	(HBOUT)	W			1150_11			1102_2	1101_11	
\$02	H-Bridge Control	R	OFC_EN	CSA	0	0	0	CLS2	CLS1	CLS0
<b>40</b> 2	(HBCTL)	W	0.0	00/1				0202	020.	
\$03	System Control	R	PSON	SRS1	SRS0	0	0	0	0	0
Ψ00	(SYSCTL)	W		0.10	565					
\$04	Interrupt Mask	R	0	0	LINIE	HTIE	LVIE	HVIE	OCIE	0
Ψ	(IMR)	W		Ů					00.2	
\$05	Interrupt Flag	R	0	0	LINF	HTF	LVF	HVF	OCF	0
	(IFR)	W								
\$06	Reset Mask	R	TTEST	0	0	0	0	0	HVRE	HTRE
	(RMR)	W								
\$07	Analog Multiplexer	R	0	0	0	0	SS3	SS2	SS1	SS0
	Configuration (ADMUX)	W								
\$08	Reserved	R	0	0	0	0	0	0	0	0
φοσ	110001100	W						Ü		Ü
\$09	Reserved	R	0	0	0	0	0	0	0	0
<b>\$</b> 09	Reserved	W								
ФО-	AWD Control	R	0	0	0	AVADDE		0	AVAIDE	AVA/DD
\$0a	(AWDCTL)	W			AWDRST	AWDRE	0	0	AWDF	AWDR
<b>¢</b> ∩h	Power Output	R	0	0	0	0	0	0	TI//DDOM	0
\$0b	(POUT)	W			0	0	0	0	HVDDON	0
ФО <sub>Ф</sub>	System Status	R	0	LINCL	UVDD 005	0	LVF	HVF	LID OCT	HTF
\$0c	(SYSSTAT)	W	0		HVDD_OCF	0			HB_OCF	

## Analog Die I/Os

## **LIN Physical Layer**

The LIN bus terminal provides a physical layer for single-wire communication in automotive applications. The LIN physical layer is designed to meet the LIN physical layer specification.

The LIN driver is a low-side MOSFET with internal current limitation and thermal shutdown. An internal pullup resistor with a serial diode structure is integrated, so no external pullup components are required for the application in a slave node. The fall time from dominant to recessive and the rise time from recessive to dominant is controlled. The symmetry between both slew rate controls is guaranteed.

The LIN terminal offers high susceptibility immunity level from external disturbance, guaranteeing communication during external disturbance.

The LIN transmitter circuitry is enabled by setting the PSON bit in the System Control Register (SYSCTL). If the transmitter works in the current limitation region, the LINCL bit in the System Status Register (SYSSTAT) is set. Due to excessive power dissipation in the transmitter, software is advised to monitor this bit and turn the transmitter off immediately.

#### **TXD Terminal**

The TXD terminal is the MCU interface to control the state of the LIN transmitter (see <a href="Figure 1">Figure 1</a>, page 2). When TXD is LOW, LIN output is low (dominant state). When TXD is HIGH, the LIN output MOSFET is turned off. The TXD terminal has an internal pullup current source in order to set the LIN bus in recessive state in the event, for instance, the microcontroller could not control it during system power-up or power-down.

#### **RXD Terminal**

The RXD transceiver terminal is the MCU interface, which reports the state of the LIN bus voltage. LIN HIGH (recessive state) is reported by a high level on RXD, LIN LOW (dominant state) by a low level on RXD.

#### **Analog Multiplexer/ADOUT Terminal**

The ADOUT terminal is the analog output interface to the ADC of the MCU (see <u>Figure 1</u>, page 2). An analog multiplexer is used to read six internal diagnostic analog voltages.

#### **Current Recopy**

The analog multiplexer is connected to the four low-side current sense circuits of the half-bridges. These sense circuits offer a voltage proportional to the current through the low-side MOSFET. High or low resolution is selectable: 5.0 V/2.5 A or 5.0 V/500 mA, respectively. (Refer to <a href="Half-Bridge Current Recopy on page 25">Half-Bridge Current Recopy on page 25</a>.)

#### **Temperature Sensor**

The 908E626 includes an on-chip temperature sensor. This sensor offers a voltage that is proportional to the actual chip junction temperature.

# **V<sub>SUP</sub>** Prescaler

The  $V_{SUP}$  prescaler permits the reading or measurement of the external supply voltage. The output of this voltage is  $V_{SUP}/RATIO_{VSUP}$ .

The different internal diagnostic analog voltages can be selected with the ADMUX Register.

# **Analog Multiplexer Configuration Register (ADMUX)**

## Register Name and Address: ADMUX - \$07

	Bit7	6	5	4	3	2	1	Bit0
Read	0	0	0	0	SS3	SS2	SS1	SS0
Write					333	332	331	330
Reset	0	0	0	0	0	0	0	0

#### SS3, SS2, SS1, and SS0—A/D Input Select Bits

These read/write bits select the input to the ADC in the microcontroller according to <u>Table 2</u>, page 22. Reset clears SS3, SS2, SS1, and SS0 bits.

**Table 2. Analog Multiplexer Configuration Register** 

SS3	SS2	SS1	SS0	Channel
0	0	0	0	Current Recopy HB1
0	0	0	1	Current Recopy HB2
0	0	1	0	Current Recopy HB3
0	0	1	1	Current Recopy HB4
0	1	0	0	V <sub>SUP</sub> Prescaler
0	1	0	1	Temperature Sensor
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	0	Not Used
1	0	1	1	Not Osed
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	

# **Power Output Register (POUT)**

# Register Name and Address: $P_{OUT}$ - \$0b

	Bit7	6	5	4	3	2	1	Bit0
Read	0	0	0	0	0	0	HVDDON	0
Write			(Note 17)	(Note 17)	(Note 17)	(Note 17)	HVDDON	(Note 17)
Reset	0	0	0	0	0	0	0	0

Notes

17. This bit must always be set to 0.

#### **HVDDON—HVDD On Bit**

This read/write bit enables HVDD output. Reset clears the  $\operatorname{HVDDON}$  bit.

- 1 = HVDD enabled.
- 0 = HVDD disabled.

# **Half-Bridges**

Outputs HB1:HB4 provide four low-resistive half-bridge output stages. The half-bridges can be used in H-Bridge, high-side, or low-side configurations.

Reset clears all bits in the H-Bridge Output Register (HBOUT) owing to the fact that all half-bridge outputs are switched off.

HB1:HB4 output features:

- Short circuit (overcurrent) protection on high-side and lowside MOSFETs.
- Current recopy feature (low side MOSFET).
- · Overtemperature protection.
- Overvoltage and undervoltage protection.
- · Current limitation feature (low side MOSFET).




Figure 9. Half-Bridge Push-Pull Output Driver

# **Half-Bridge Control**

Each output MOSFET can be controlled individually. The general enable of the circuitry is done by setting PSON in the System Control Register (SYSCTL). HBx\_L and HBx\_H form one half-bridge. It is not possible to switch on both MOSFETs in one half-bridge at the same time. If both bits are set, the high-side MOSFET has a higher priority.

To avoid both MOSFETs (high side and low side) of one half-bridge being on at the same time, a break-before-make circuit exists. Switching the high-side MOSFET on is inhibited as long as the potential between gate and  $\rm V_{SS}$  is not below a certain threshold. Switching the low-side MOSFET on is blocked as long as the potential between gate and source of the high-side MOSFET did not fall below a certain threshold.

# **Half-Bridge Output Register (HBOUT)**

#### Register Name and Address: HBOUT - \$01

	Bit7	6	5	4	3	2	1	Bit0
Read	1104 11	LID4 I	LIDO II	LID2 I	HB2_H	LIDO	LID4 LI	LID4 I
Write	пв4_п	⊓D4_L	пво_п	пвз_L	пв∠_п	⊓BZ_L	пв і_п	пв і_L
Reset	0	0	0	0	0	0	0	0

#### HBx\_L—Low-Side On/Off Bits

These read/write bits turn on the low-side MOSFETs. Reset clears the HBx  $\,$ L bits.

- 1 = Low-side MOSFET turned on for half-bridge output x.
- 0 = Low-side MOSFET turned off for half-bridge output x.

#### HBx\_H—High-Side On/Off Bits

These read/write bits turn on the high-side MOSFETs. Reset clears the  $HBx\_H$  bits.

- 1 = High-side MOSFET turned on for half-bridge output x.
- 0 = High-side MOSFET turned on for half-bridge output x.

# **Half-Bridge Current Limitation**

Each low-side MOSFET offers a current limit or constant current feature. This features is realized by a pulse width modulation on the low-side MOSFET. The pulse width modulation on the outputs is controlled by the FGEN input and the load characteristics. The FGEN input provides the PWM frequency, whereas the duty cycle is controlled by the load characteristics.

The recommended frequency range for the FGEN and the PWM is 0.1 kHz to 20 kHz.

# **Functionality**

Each low-side MOSFET switches off if a current above the selected current limit was detected. The 908E626 offers five different current limits (refer to Table 3, page 27, for current limit values). The low-side MOSFET switches on again if a rising edge on the FGEN input was detected (Figure 10).




Figure 10. Half-Bridge Current Limitation

## **Offset Chopping**

If bit OFC\_EN in the H-Bridge Control Register (HBCTL) is set, HB1 and HB2 will continue to switch on the low-side MOSFETs with the rising edge of the FGEN signal and HB3 and

HB4 will switch on the low-side MOSFETs with the falling edge on the FGEN input. In step motor applications, this feature allows the reduction of EMI due to a reduction of the di/dt (Figure ).




Figure 11. Offset Chopping for Step Motor Control

## **Half-Bridge Current Recopy**

Each low-side MOSFET has an additional sense output to allow a current recopy feature. This sense source is internally connected to a shunt resistor. The drop voltage is amplified and switched to the analog multiplexer.

The factor for the current sense amplification can be selected via bit CSA in the System Control Register.

- CSA = 1: Low resolution selected (500 mA measurement range).
- CSA = 0: High resolution selected (2.5 A measurement range).

## Half-Bridge BEMF Generation

The BEMF output is set to "1" if a recirculation current is detected in any half-bridge. This recirculation current flows via the two freewheeling diodes of the power MOSFETs. The BEMF circuitry detects that and generates a HIGH on the BEMF output as long as a recirculation current is detected. This signal provides a flexible and reliable detection of stall in step motor applications. For this the BEMF circuitry takes advantage of the instability of the electrical and mechanical behavior of a step motor when blocked. In addition the signal can be used for open load detection (absence of this signal) (see Figure 12, page 26).




Figure 12. BEMF Signal Generation

## **Half-Bridge Overtemperature Protection**

The half-bridge outputs provide an overtemperature prewarning with the HTF in the Interrupt Flag Register (IFR). In order to protect the outputs against overtemperature, the High-Temperature Reset must be enabled. If this value is reached, the part generates a reset and disables all power outputs.

## **Half-Bridge Overcurrent Protection**

The half-bridges are protected against short to GND, short to VSUP, and load shorts.

In the event an overcurrent on the high side is detected, the high-side MOSFETs on all HB high-side MOSFETs are switched off automatically. In the event an overcurrent on the low side is detected, all HB low-side MOSFETs are switched off automatically. In both cases, the overcurrent status flag HB\_OCF in the System Status Register (SYSSTAT) is set.

The overcurrent status flag is cleared (and the outputs reenabled) by writing a logic [1] to the HB\_OCF flag in the System Status Register or by reset.

# Half-Bridge Overvoltage/Undervoltage

The half-bridge outputs are protected against undervoltage and overvoltage conditions. This protection is done by the low-and high-voltage interrupt circuitry. If one of these flags (LVF, HVF) is set, the outputs are automatically disabled.

The overvoltage/undervoltage status flags are cleared (and the outputs re-enabled) by writing a logic [1] to the LVF/HVF flags in the Interrupt Flag Register or by reset. Clearing this flag is useless as long as a high- or low-voltage condition is present.

#### Half-Bridge Control Register (HBCTL)

# Register Name and Address: HBCTL - \$02

	Bit7	6	5	4	3	2	1	Bit 0
Read	OFC_EN	C84	0	0	0	CLS2	CLS1	CLS0
Write	OI C_LIV	COA				OLOZ	CLST	CLSU
Reset	0	0	0	0	0	0	0	0

## OFC\_EN—H-Bridge Offset Chopping Enable Bit

This read/write bit enables offset chopping. Reset clears the OFC\_EN bit.

- 1 = Offset chopping enabled.
- 0 = Offset chopping disabled.

#### CSA—H-Bridges Current Sense Amplification Select Bit

This read/write bit selects the current sense amplification of the H-Bridges. Reset clears the CSA bit.

- 1 = Current sense amplification set for measuring 0.5 A.
- 0 = Current sense amplification set for measuring 2.5 A.

# CLS2: CLS0—H-Bridge Current Limitation Selection Bits

These read/write bits select the current limitation value according to Table 3. Reset clears the CLS2:CLS0 bits.

Table 3. H-Bridge Current Limitation Value Selection Bits

CLS2	CLS1	CLS0	Current Limit
0	0	0	
0	0	1	No Limit
0	1	0	
0	1	1	55 mA (typ)
1	0	0	260 mA (typ)
1	0	1	370 mA (typ)
1	1	0	550 mA (typ)
1	1	1	740 mA (typ)

# **Switchable VDD Outputs**

The HVDD terminal is a switchable VDD output terminal. It can be used for driving external circuitry that requires a  $V_{DD}$  voltage. The output is enabled with bit PSON in the System Control Register and can be switched on/off with bit HVDDON in the Power Output Register. Low- or high-voltage conditions (LVI/HVI) have no influence on this circuitry.

## **HVDD Overtemperature Protection**

Overtemperature protection is enabled if the hightemperature reset is enabled.

### **HVDD Overcurrent Protection**

The HVDD output is protected against overcurrent. In the event the overcurrent limit is or was reached, the output automatically switches off and the HVDD overcurrent flag in the System Status Register is set.

## System Control Register (SYSCTL)

Register Name and Address: SYSCTL - \$03

	Bit7	6	5	4	3	2	1	Bit0
Read	PSON	SRS1	SRS0	0	0	0	0	0
Write	PSON	SKSI	5K50					(Note 17)
Reset	0	0	0	0	0	0	0	0

Notes

18. This bit must always be set to 0.

#### PSON-Power Stages On Bit

This read/write bit enables the power stages (half-bridges, LIN transmitter and HVDD output). Reset clears the PSON bit.

- 1 = Power stages enabled.
- 0 = Power stages disabled.

#### SRS0: SRS1—LIN Slew Rate Selection Bits

These read/write bits enable the user to select the appropriate LIN slew rate for different baud rate configurations as shown in Table 4.

The high speed slew rates are used, for example, for programming via the LIN and are not intended for use in the application.

Table 4. LIN Slew Rate Selection Bits

SRS1	SRS0	LIN Slew Rate
0	0	Initial Slew Rate (20 kBaud)
0	1	Slow Slew Rate (10 kBaud)
1	0	High Speed II (8x)
1	1	High Speed I (4x)

#### System Status Register (SYSSTAT)

#### Register Name and Address: SYSSTAT - \$0c

	Bit7	6	5	4	3	2	1	Bit0
Read	0	LINCL	HVDD _OCF	0	LVF	HVF	HB_ OCF	HTF
Write								
Reset	0	0	0	0	0	0	0	0

#### LINCL — LIN Current Limitation Bit

This read-only bit is set if the LIN transmitter operates in current limitation region. Due to excessive power dissipation in the transmitter, software is advised to turn the transmitter off immediately.

- 1 = Transmitter operating in current limitation region.
- 0 = Transmitter not operating in current limitation region.

## HVDD\_OCF—HVDD Output Overcurrent Flag Bit

This read/write flag is set on an overcurrent condition at the HVDD terminal. Clear HVDD\_OCF and enable the output by writing a logic [1] to the HVDD\_OCF Flag. Reset clears the HVDD\_OCF bit. Writing a logic [0] to HVDD\_OCF has no effect.

- 1 = Overcurrent condition on HVDD has occurred.
- 0 = No overcurrent condition on HVDD has occurred.

# LVF—Low-Voltage Bit

This read only bit is a copy of the LVF bit in the Interrupt Flag Register.

- 1 = Low-voltage condition has occurred.
- 0 = No low-voltage condition has occurred.

### HVF—High-Voltage Sensor Bit

This read-only bit is a copy of the HVF bit in the Interrupt Flag Register.

- 1 = High-voltage condition has occurred.
- 0 = No high-voltage condition has occurred.

## HB\_OCF—H-Bridge Overcurrent Flag Bit

This read/write flag is set on an overcurrent condition at the H-Bridges. Clear HB\_OCF and enable the H-Bridge driver by writing a logic [1] to HB\_OCF. Reset clears the HB\_OCF bit. Writing a logic [0] to HB\_OCF has no effect.

- 1 = Overcurrent condition on H-Bridges has occurred.
- 0 = No overcurrent condition on H-Bridges has occurred.

#### HTF—Overtemperature Status Bit

This read-only bit is a copy of the HTF bit in the Interrupt Flag Register.

- 1 = Overtemperature condition has occurred.
- 0 = No overtemperature condition has occurred.

# **Autonomous Watchdog (AWD)**

The Autonomous Watchdog module allows to protect the CPU against code runaways.

The AWD is enabled if AWDRE in the AWDCTL Register is set. If this bit is cleared, the AWD oscillator is disabled and the watchdog switched off.

#### Watchdog

The watchdog function is only available in RUN mode. On setting the AWDRE bit, watchdog functionality in RUN mode is activated. Once this function is enabled, it is not possible to disable it via software.

If the timer reaches end value and AWDRE is set, a system reset is initiated. Operations of the watchdog function cease in STOP mode. Normal operation will be continued when the system is back to RUN mode.

To prevent a watchdog reset, the watchdog timeout counter must be reset before it reaches the end value. This is done by a write to the AWDRST bit in the AWDCTL Register.

## **Autonomous Watchdog Control Register (AWDCTL)**

#### Register Name and Address: AWDCTL - \$0a

	Bit7	6	5	4	3	2	1	Bit0
Read	0	0	0	AWDRE	0 (Note 17)	0 (Note 17)	0	AWDR
Write			AWDRST	AWDRE				
Reset	0	0	0	0	0	0	0	0

#### Notes

19. This bit must always be set to 0.

#### AWDRST—Autonomous Watchdog Reset Bit

This write-only bit resets the Autonomous Watchdog timeout period. AWDRST always reads 0. Reset clears AWDRST bit.

- 1 = Reset AWD and restart timeout period.
- 0 = No effect.

#### AWDRE—Autonomous Watchdog Reset Enable Bit

This read/write bit enables resets on AWD timeouts. A reset on the RST\_A is asserted when the Autonomous Watchdog has reached the timeout and the Autonomous Watchdog is enabled. AWDRE is one-time setable (write once) after each reset. Reset clears the AWDRE bit.

- 1 = Autonomous watchdog enabled.
- 0 = Autonomous watchdog disabled.

# AWDR—Autonomous Watchdog Rate Bit

This read/write bit selects the clock rate of the Autonomous Watchdog. Reset clears the AWDR bit.

- 1 = Fast rate selected (10 ms).
- 0 = Slow rate selected (20 ms).

#### Voltage Regulator

The 908E626 chip contains a low-power, low-drop voltage regulator to provide internal power and external power for the MCU. The  $V_{DD}$  regulator accepts a unregulated input supply and provides a regulated  $V_{DD}$  supply to all digital sections of the device. The output of the regulator is also connected to the VDD terminal to provide the 5.0 V to the microcontroller.

## **FACTORY TRIMMING AND CALIBRATION**

To enhance the ease-of-use of the 908E626, various parameters (e.g. ICG trim value) are stored in the flash memory of the device. The following flash memory locations are reserved for this purpose and might have a value different from the "empty" (0xFF) state:

- In the event the application uses these parameters, one has to take care not to erase or override these values. If these parameters are not used, these flash locations can be erased and otherwise used.
- 0xFD80:0xFDDF Trim and Calibration Values
- 0xFFFE:0xFFFF Reset Vector

## **PACKAGE THERMAL PERFORMANCE**

<u>Figure 13</u> shows a thermal response curve for a package mounted onto a thermally enhanced PCB.

**Note** The PCB board is a multi-layer board with two inner copper planes (2s2p). The board conforms to JEDEC EIA/ JESD 51-5 and JESD51-7. Substrate thickness is 1.60 mm. Top and bottom copper trace layers are 0.7 mm thick, with two inner copper planes of 0.35 mm thickness. Thermal vias have 0.35 mm thick plating.





Figure 13. Thermal Response of H-Bridge Driver with Package Soldered to a JEDEC PCB Board

# **PACKAGE DIMENSIONS**



**NOTES** 

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

MOTOROLA and the Stylized M Logo are registered in the US Patent and Trademark Office. All other product or service names are the property of their respective owners.

© Motorola, Inc. 2004

#### How to Reach Us:

#### Home Page:

www.freescale.com

#### E-mail

support@freescale.com

## **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

