# AN1218 

# HC05 to HC08 Optimization 

By Mark Glenewinkel<br>CSIC Applications<br>Austin, Texas

## Introduction

Freescale's HC05 Family of microcontrollers contains the world's most popular 8-bit microcontroller units (MCUs). In keeping pace with technology and the changing needs of the customer, Freescale has designed the HC08 Family of MCUs. The HC08 Family CPU is a performance extension to the HC05 Family of low cost MCUs. This application note will describe the differences and advantages of the HC08 Family CPU: the CPU08.

CPU08 is fully opcode and object code compatible with the HC05 CPU. Any $\mathrm{HCO5}$ code will execute directly on the HC 08 without instruction set differences. As this application note will show, there are many improvements to the speed and capability in the CPU08.

CPU08 is a faster processor. The basic execution speed of the CPU08 has been increased with advanced high performance CMOS technology. Execution cycles of most instructions have been improved with an advanced computer architecture.

CPU08 has more programming capability. It has more addressing modes, better math support, and much improved data manipulation, accessing, and moving capabilities. Looping and branching instructions have also been optimized.

## Freescale Semiconductor, Inc.

This application note will help inform and educate the reader concerning the differences between the HC05 and HC08 CPUs. Detailed examples illustrating the added features found with the CPU08 are given to help optimize software design with the CPU08.

## Scope of this Application Note

This note assumes the reader has a background in MCU software and hardware design and is also familiar with the HC05. It was written for the engineering manager and the design engineer. As a reference, the application note overviews the basic differences between the two CPUs so that one can fit the right CPU for a specific application. As a tutorial, the application note gives the designer the means to understand and utilize the HC08 enhancements. Software is given to illustrate and compare the performance of the CPUs.

The following is a list of major features of the HC08 CPU (CPU08) that differentiate it from the HC05 CPU (CPU05).

- Fully upward object code compatible with the MC6805, MC146805, and the MC68HC05 Family
- 64 KByte program/data memory space
- Enhanced HC05 programming model
- 8 MHz CPU bus frequency
- 16 addressing modes, 5 more than the HCO
- Expandable internal bus definition for addressing range extension beyond 64 KBytes
- 16-bit index register with manipulation instructions
- 16-bit stack pointer with manipulation instructions
- Memory to memory data moves without using the accumulator


# Freescale Semiconductor, Inc. 

- Fast 8-bit multiply and integer/fractional divide instructions
- Binary coded decimal (BCD) instruction enhancements
- Internal bus flexibility to accommodate CPU enhancing peripherals such as a DMA controller
- Fully static low voltage/low power design


## CPU05/CPU08 Programmer's Model Comparison

The CPU05 and the CPU08 programmer's model differences are illustrated in Figure 1.

H Index Register

Stack Pointer

The index register of the CPU08 has been extended to 16 bits, allowing the user to index or address a 64 KByte memory space without any offset. The upper byte of the index register is called the H index register. The concatenated 16 -bit register is called the $\mathrm{H}: \mathrm{X}$ register. Source code written for CPU05 will not affect the H register and it will remain in its reset state of $\$ 00$. There are seven new instructions that allow the user to manipulate the $\mathrm{H}: \mathrm{X}$ index register. These instructions are covered in detail later.

The stack pointer (SP) has been extended from its 6-bit CPU05 version to a full 16 -bit SP on the CPU08. SPH:SPL refers to the 16 -bit stack pointer by naming the high byte, SPH, and the low byte, SPL. To maintain HC05 compatibility, the reset state is $\$ 00 F F$.

New instructions and new addressing modes greatly increase the utility of the CPU08 stack pointer over the CPU05 stack pointer. Nine new CPU08 instructions allow the user to easily manipulate the SP and the stack.

CPU08 also has relative addressing modes that allow the SP to be used as an index register to access temporary variables on the stack. These addressing modes and new instructions are discussed later in this application note.

## Freescale Semiconductor, Inc.

Application Note


Figure 1. CPU05 and CPU08 Comparison

Program Counter The CPU08 program counter (PC) has been expanded to 16 bits which Expanded

New Addressing Modes, Comparison
allows the CPU08 to address 64 KBytes of memory. Not all HC05 devices have a 16-bit program counter.

CPU08 has 16 addressing modes, 8 more than the HC05. Table 1 lists these addressing modes and the CPUs that use them. A brief discussion of these modes is given below.

HCO5 and HCO8 Addressing Modes

Table 1. Addressing Mode Comparison Table

| Addressing Mode | HC05 | HC08 |
| :--- | :---: | :---: |
| Inherent | X | X |
| Immediate | X | X |
| Direct | X | X |
| Extended | X | X |
| Indexed, no offset | X | X |
| Indexed, 8-bit offset | X | X |
| Indexed, 16-bit offset | X |  |
| Relative | X |  |
| Stack Pointer, 8-bit offset | X |  |
| Stack Pointer, 16-bit offset | X |  |
| Memory to memory (4 modes) | X |  |
| Indexed w/post increment |  | X |
| Indexed, 8-bit offset, w/post increment |  | X |

Inherent instructions such as reset stack pointer (RSP) and multiply (MUL) have no operand. Inherent instructions require no memory address and are one byte long.

Immediate instructions contain a value that is used in an operation with the index register or accumulator. Immediate instructions require no memory address and are two bytes long. The operand is found in the byte immediately following the opcode.

Direct instructions can access any of the first 256 memory addresses with only two bytes. The first byte contains the opcode followed by the low byte of the operand address. The CPU automatically uses $\$ 00$ for the high byte of the operand address. Most direct instructions are two bytes long.

## Freescale Semiconductor, Inc.

Extended instructions can access any address in the memory map. Extended instructions are three bytes long and contain the opcode and the two-byte operand address.

Indexed instructions with no offset are one-byte instructions that utilize the index register of the CPU. CPU08 also uses the H:X register containing the high byte of the address operand.

Indexed, 8-bit offset instructions are two-byte instructions that utilize the index register of the CPU to access data at any location in memory. The 8 -bit unsigned offset following the opcode is added to the 16-bit unsigned index register ( $\mathrm{H}: \mathrm{X}$ ). The sum is the address used to access data.

Indexed, 16-bit offset instructions are like the 8-bit offset instructions except that they are three bytes long and add a 16-bit unsigned number to the 16-bit index register (H:X).

Relative addressing is only used for branch instructions. If the branching condition is true, the CPU finds the branch destination by adding the offset operand to the PC counter. The offset is a two's complement byte that gives a branching range of -128 to +127 bytes. This instruction is two bytes long.

New HCO8
Addressing Modes

Stack pointer, 8-bit offset instructions operate like indexed, 8-bit offset instructions except that they add the offset to the 16 -bit SP. This mode is available only on the CPU08. If interrupts are disabled, this addressing mode allows the SP to be used as a second index register. This instruction is three bytes long.

Stack pointer, 16-bit offset instructions are only available on the CPU08. They are like the stack pointer, 8-bit offset instructions except that they add a 16-bit value to the SP. This instruction is four bytes long.

## Freescale Semiconductor, Inc.

Memory to memory instructions utilize four different modes available only to the CPU08.

1. The move, immediate to direct, is a three-byte mode generally used to initialize RAM and register values in page 0 of the memory map. The operand in the second byte is immediately stored to the direct page location found in the third byte.
2. The move, direct to direct, is a three-byte instruction. The operand following the opcode is the direct page location that is stored to the second operand direct page location.
3. The move, indexed to direct, post increment, is a two-byte instruction. The operand addressed by the 16-bit index register $(\mathrm{H}: \mathrm{X})$ is stored to direct page location address by the byte following the opcode. The index register is then incremented.
4. The move, direct to indexed, post increment, is a two-byte instruction. The operand in the direct page location addressed by the byte following the opcode is stored in the location addressed by the 16 -bit index register $(\mathrm{H}: \mathrm{X})$. The index register is then incremented.

In the CPU08, four instructions address operands with the index register and then increment the index register afterwards. This is called indexed with post increment mode. These instructions include CBEQ indexed, CBEQ indexed with offset, MOV IX+Dir, and MOV Dirlx+.

Table 2 gives examples to illustrate these different addressing modes.

Table 2. Addressing Mode Examples

Condition Code Register with Overflow Bit V

A summary of the condition code register (CCR) is given below. Unless otherwise stated, all bits correspond to both CPUs.

## Overflow Bit V

This bit is set when a two's-complement overflow has occurred as the result of an operation. The $V$ bit has been added to the CPU08 condition code register to support two's-complement arithmetic.

## Half-Carry Bit H

The half-carry bit is set when a carry has occurred between bits 3 and 4 of the accumulator because of the last ADD or ADC operation. This bit is required for BCD operations.

## Freescale Semiconductor, Inc.

## Interrupt Mask Bit I

All timer and external interrupts are disabled when this bit is set. Interrupts are enabled when the bit is cleared. This bit is automatically set after any CPU reset.

Negative Bit N
This bit is set after any arithmetic, logical, or data manipulation operation was negative. In other words, bit 7 of the result of the operation was a logical one.

## Zero Bit Z

The zero bit is set after any arithmetic, logical, or data manipulation operation was zero.

Carry/Borrow Bit C
The carry/borrow bit is set when a carry out of bit 7 of the accumulator occurred during the last arithmetic, logical, or data manipulation operation. The bit is also set or cleared during bit test and branch instructions and shifts and rotates.

## Description of the Clock

In the CPU08, the CPU clock rate is twice that of the address/data bus rates. The internal CPU08 clock rate is 16 MHz for an $8 \mathrm{MHz} \mathrm{HC08}$. maintain a $50 \%$ duty cycle CPU clock, the oscillator clock, OSC CLK, must run twice the rate of the CPU clock. Therefore a 32 MHz OSC clock is needed to drive an $8 \mathrm{MHz} \mathrm{HC08}$.

The flagship member of the CPU08 family has a phase locked loop (PLL) synthesizer to generate the 32 MHz signal. It is derived from a suggested crystal frequency of 4.9152 MHz .

$$
\begin{aligned}
& \text { Address/Data Rate }=Z=8 \mathrm{MHz} \\
& \text { CPU Clock Rate } \\
& \text { OSC Clock Rate }
\end{aligned}=4 Z=16 \mathrm{MHz}
$$

CPU08 has the additional H index register which is the high byte extension to the $X$ index register. Together, the two index registers formulate the concatenated 16-bit $\mathrm{H}: \mathrm{X}$ index register. Five new instructions are introduced on the CPU08 to allow manipulation of the $\mathrm{H}: \mathrm{X}$ index register. Source code written for the HC05 will not effect the H register and it will remain in its reset state of $\$ 00$.

The TSX and the TXS instructions also utilize the $\mathrm{H}: \mathrm{X}$ index register. These instructions are covered in more detail in the stack pointer section.

Five New Indexing Instructions, Detail

The new CPU08 instructions that affect the index registers are listed below. Examples for these instructions are given in Appendix A — New CPU08 Indexing Instruction Examples.

AIX Add Immediate to Index Register
Operation: $\quad \mathrm{X} \leftarrow(\mathrm{H}: \mathrm{X})+(\mathrm{M})$
Description: AIX adds an immediate value to the 16-bit index register formed by the concatenation of the H and X registers. The immediate operand is an 8-bit two's complement signed offset. Prior to addition to $\mathrm{H}: \mathrm{X}$, the offset is sign extended to 16 bits.

CLRH Clear Index High
Operation: $\quad \mathrm{H} \leftarrow \$ 00$
Description: The contents of H are replaced with zeros.
CPHX Compare 16-bit Index Register
Operation: $\quad(\mathrm{H}: \mathrm{X})-(\mathrm{M}: \mathrm{M}+1)$
Description: CPHX compares the 16-bit index register $\mathrm{H}: \mathrm{X}$ with the 16-bit value in memory and sets the condition code register accordingly.
$\begin{array}{ll}\text { LDHX } & \text { Load 16-bit Index Register } \\ & \text { Operation: } \mathrm{H}: \mathrm{X} \leftarrow(\mathrm{M}: \mathrm{M}+1)\end{array}$
Description: Loads the contents of the speci ed memory location into the 16-bit index register $\mathrm{H}: \mathrm{X}$. The condition codes are set according to the data.

STHX Store 16-bit Index Register
Operation: $\quad(M: M+1) \leftarrow(H: X)$
Description: Stores the 16-bit index register $\mathrm{H}: \mathrm{X}$ to the speci ed memor y location. The condition codes are set according to the data.

Software<br>Tec hniques Using<br>Indexed<br>Addressing, Tables

The CPU08 index register has some distinct advantages over the CPU05 index register. Even though the CPU05 has 16-bit index offset, the 8-bit index register restricts indexing to a maximum of 256 bytes. CPU08 with its H register extension allows full 16-bit index addressing equaling 65,536 bytes of memory access. Proper 16 -bit pointers allow efficient compiling of $C$ code and other higher level languages. Maximum table lengths in the CPU08 which can be accessed in a single instruction are therefore 64 KByte. An optional address extension module can extend the data space beyond 64 KBytes, but the maximum offset remains 64 KBytes. Index addressing modes include 8- and 16bit offsets.

Many programmers like to use calculated addressing. CPU08 has a new instruction, AIX, that allows the addition of a two's complement number. Table access is easier and more flexible.

The $\mathrm{H}: \mathrm{X}$ index register can also be used as an auxiliary 16-bit accumulator. Sixteen-bit data comparisons are easier with the CPHX instruction.

The following section illustrates the advantage of using a 16-bit index register.

## Freescale Semiconductor, Inc.

Code Example We will now illustrate the added benefit of the CPU08 16-bit index register. The index will be used to address a 512 byte table. In the CPU05, the table must be broken up into sections of memory consisting of 256 bytes per section. Our table has 512 bytes, so we will be using two sections, section 0 and section 1 , for the CPU05. The address to look up on the table will be found in RAM. Notice that the CPU05 code is longer. If your table was larger, you would require more sections of memory to handle your table. A subroutine might be written to make the job more modular. In the HC08 example, the 512 byte table can be handled directly. A comparison between CPU05 and CPU08 code is shown in Appendix B - CPU05 and CPU08 512-Byte Table Indexing Code.

CPU08 has a full 16-bit stack pointer. To maintain compatibility with the CPU05, it is initialized to $\$ 00 F F$ out of reset.

Stack manipulation is from high to low memory. The SP is decremented each time data is pushed on the stack and incremented each time data is pulled from the stack. The SP points to the next available stack address rather than the latest stack entry address.

Nine new instructions have been added for the user to manipulate the stack. These instructions allow the direct push and pull of any register to the stack. The SP can be changed with a transfer of the $\mathrm{H}: \mathrm{X}$ register to the SP or the SP can be augmented by the add immediate instruction.

Stack manipulation can be a very powerful programming technique. With the CPU08, the assembly programmer can pass parameters and store local or temporary variables when using subroutines and/or interrupts.

New addressing modes were added to address these variables on the stack. Using the stack pointer as an index register with 8 - or 16 -bit offsets, the user may access variables on the stack. These instructions greatly cut cycle count by not having to load/store the variable. RAM

## Freescale Semiconductor, Inc.

requirements are also reduced. Significant $C$ code efficiency can be gained when utilizing these new stack pointer addressing modes.

If interrupts are disabled, the stack pointer can be used as a second 16 -bit index register with 8 - or 16 -bit offsets.

Nine New Stack<br>Manipulation Instructions, Detail

All the new CPU08 instructions that affect the stack pointer are listed below. Examples for these instructions are given in Appendix C — New CPU08 Stack Pointer Instructions.

AIS Add Immediate to Stack Pointer
Operation: $\quad \mathrm{SP} \leftarrow(\mathrm{SP})+(\mathrm{M})$
Description: Adds the immediate operand to the stack pointer SP. The immediate value is an 8-bit two's complement signed operand. Prior to addition to the SP, the operand is sign extended to 16 bits. This instruction can be used to create and remove a stack frame buffer which is used to store temporary variables.

PSHA Push Accumulator onto Stack
Operation: $\Downarrow(\mathrm{A}) ; \mathrm{SP} \leftarrow(\mathrm{SP}-\$ 01)$
Description: The contents of the accumulator are pushed onto the stack at the address contained in the stack pointer. The stack pointer is then decremented to point at the next available location in the stack. The contents of the accumulator remain unchanged.

PSHH Push Index Register H onto Stack
Operation: $\quad \Downarrow(\mathrm{H})$; SP $\leftarrow(\mathrm{SP}-\$ 01)$
Description: The contents of the 8-bit high order index register H are pushed onto the stack at the address contained in the stack pointer. The stack pointer is then decremented to point at the next available location in the stack. The contents of the H register remain unchanged.

PSHX Push Index Register X onto Stack
Operation: $\quad \Downarrow(X) ;$ SP $\leftarrow(S P-\$ 01)$
Description: The contents of the 8-bit low order index register $X$ are pushed onto the stack at the address contained in the stack pointer. The stack pointer is then decremented to point at the next available location in the stack. The contents of the $X$ register remain unchanged.

PULA Pull Accumulator from Stack
Operation: $\quad \mathrm{SP} \leftarrow(\mathrm{SP}+\$ 01)$; $\uparrow(\mathrm{A})$
Description: The stack pointer is incremented to address the last operand on the stack. The accumulator is then loaded with the contents of the address pointed to by SP.

PULH Pull Index Register H from Stack
Operation: $\quad \mathrm{SP} \leftarrow(\mathrm{SP}+\$ 01)$; $\Uparrow(\mathrm{H})$
Description: The stack pointer is incremented to address the last operand on the stack. The 8-bit index register H is then loaded with the contents of the address pointed to by SP.

PULX Pull Index Register $X$ from Stack
Operation: $\quad \mathrm{SP} \leftarrow(\mathrm{SP}+\$ 01) ; \uparrow(\mathrm{X})$
Description: The stack pointer is incremented to address the last operand on the stack. The 8-bit index register $X$ is then loaded with the contents of the address pointed to by SP.

TSX Transfer Stack Pointer to Index Register
Operation: $\quad \mathrm{H}: \mathrm{X} \leftarrow(\mathrm{SP})+\$ 0001$
Description: Loads the index register $\mathrm{H}: \mathrm{X}$ with one plus the contents of the 16 -bit stack pointer SP. The contents of the stack pointer remain unchanged. After a TSX instruction, the

TXS $\quad$| Transfer Index Register to Stack Pointer |
| :--- |
| Operation: $\quad \mathrm{SP} \leftarrow(\mathrm{H}: \mathrm{X})-\$ 0001$ |

| Description: | Loads the stack pointer SP with the |
| :--- | :--- |
| contents of the index register $\mathrm{H}: \mathrm{X}$ minus |  |
| one. The contents of the index register $\mathrm{H}: \mathrm{X}$ |  |
| remain unchanged. |  |

## Software <br> Techniques Using the SP

index register $\mathrm{H}: \mathrm{X}$ points to the last value that was stored on the stack.

TXS Transfer Index Register to Stack Pointer
Operation: $\quad \mathrm{SP} \leftarrow(\mathrm{H}: \mathrm{X})-\$ 0001$
Description: Loads the stack pointer SP with the contents of the index register $\mathrm{H}: \mathrm{X}$ minus one. The contents of the index register $\mathrm{H}: \mathrm{X}$ remain unchanged.

The CPU05 and the CPU08 use the stack for two primary purposes. First, every time the CPU executes an interrupt service routine, the register contents are saved on the stack. After the execution of a return from interrupt (RTI) instruction, the register contents on the stack are restored to the CPU. Second, every time a jump to subroutine (JSR) or a branch to subroutine (BSR) occurs, the return address is saved on the stack. The address is restored to the program counter after a return from subroutine (RTS) instruction is executed.

The CPU08 with its new stack manipulation instructions allows the user to pass parameters to the subroutine and store local or temporary values within the subroutine. Two major benefits are derived from using the stack for parameters and temporary values:

1. A subroutine will allocate RAM storage for its variables and release this memory when the subroutine is finished. Therefore, global variables are not needed for these routines. This saves RAM memory space.
2. The allocation of new local variables for each subroutine makes the subroutine recursive and reentrant. This allows the programmer to easily modularize his code.

Let's look at the stacking operation of the CPU05 and the CPU08. The stack is located in RAM. Since stacking occurs from high memory to low memory, the SP usually points to the highest RAM memory address. Both the CPU05 and the CPU08 reset the SP at \$00FF. The CPU08 instruction set allows the programmer to move the stack out of Page 0 memory if needed.

## Freescale Semiconductor, Inc.

When an interrupt occurs, the contents of all the CPU registers are pushed onto the stack, the interrupt vector is fetched, and the program begins execution at the start of the interrupt routine. The stack contents before and after an interrupt are shown in Figure 2. For the CPU08 to remain upward compatible with the CPU05, the H index register is not pushed onto the stack.

NOTE: If the $H$ register is used in the interrupt service routine or if indexed addressing modes are used, the $H$ register must be pushed onto the stack.

This is accomplished by using the PSHH instruction. Before returning from the interrupt, the PULH instruction must be used to extract the H index register off the stack.


STACK AFTER AN INTERRUPT CALL

| STACK POINTER $\rightarrow$ | CONDITION CODE REGISTER |
| :---: | :---: |
|  |  |
|  |  |
|  | ACCUMULATOR A |
|  | INDEX REGISTER X |
|  | PROGRAM COUNTER HIGH |
|  | PROGRAM COUNTER LOW |
|  |  |
|  |  |

Figure 2. Stack Before and After an Interrupt Call

## Freescale Semiconductor, Inc.

Figure 3 illustrates the stack before and after a subroutine is called when the stack pointer is at $\$ 00 F F$. When a subroutine is called, the 16 bit program counter is pushed onto the stack and the execution of code begins at the start of the subroutine. The program counter is split into its 8 -bit high and low bytes.


Figure 3. Stack Before and After a Subroutine Call

If the values in the X register and the accumulator are needed within a subroutine, they will need to be saved somehow before the subroutine uses them. If using the CPU05, you would have to allocate global RAM space for saving these CPU registers. Your code would look something like that in Figure 4.


Figure 4. CPU05 Subroutine Code
The CPU05 code will use 14 cycles to store and load registers. Also, two bytes of global RAM space are allocated for this subroutine. If we were to use the CPU08, the code could utilize the stack. Global RAM space and six cycles would be saved. Refer to Figure 5.


Figure 5. CPU08 Subroutine Code
The stack helps in efficiently utilizing parameters, local variables, and subroutine return values. Parameters are variables that are passed to the subroutine. Local variables are variables that are only used within the scope of the subroutine. A subroutine return value is the output of the subroutine. An example of a subroutine and its variables are given below in equation form:

$$
Y=(X) 3
$$

If we were to write a subroutine that calculates the cube of the value $X$, X would be the parameter passed to the subroutine. Y would be the subroutine return value, and any variable used to calculate $Y$ would be

## Freescale Semiconductor, Inc.

a local variable. The stack of these complex subroutines follow the generalized structure shown in Figure 6. Figure 6 shows the stack before the subroutine initialization, before entering the subroutine, and during the subroutine. The actual cube subroutine is written in the following section of code. A diagram of the stack during its execution is given within the code listing.

| SP DURING SUBROUTINE | $\rightarrow$ STACK |  | \$00f7 |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  |  |  |
|  |  | LOCAL VARIABLE 1 | \$00F8 |
|  |  | LOCAL VARIABLE 2 | \$00F9 |
|  |  | ACCUMULATOR A | \$00FA |
|  |  | INDEX REGISTER X | \$00FB |
|  |  | PROGRAM COUNTER HIGH | \$00FC |
| SP DURING SUBROUTINE | $\rightarrow$ | PROGRAM COUNTER LOW | \$00FD |
|  |  | RETURN VALUE | \$00FE |
| SP BEFORE <br> SUBROUTINE INITIALIZATION | $\rightarrow$ | PASSED PARAMETER | \$00FF |
|  |  |  |  |
|  |  |  |  |

Figure 6. Stack Structure of a Complex Subroutine

Code Example

Refer to Appendix D - Using the Stack in a Subroutine to Compute a Cube for an example of modular subroutine code that efficiently computes the cube of an 8-bit positive number.

Why Improve the MovementofData in the CPUO5?

The most common CPU function is the transfer of data. Most microcontroller-based systems spend the majority of their time moving data from one location to the other. Many different addressing modes are used to access and transfer bytes of data. If there was a way to decrease the time it takes to transfer data, then the overall performance of the system would be improved.

CPU05 moves data from one location to the next by first loading the accumulator with the byte from the transfer source. Next, CPU05 stores the byte from the accumulator to the transfer's destination. In this manner all data must pass through the accumulator, thus making the accumulator a bottleneck in data movement. The movement of the contents of location $\$ 40$ to location $\$ 60$ with the CPU05 is illustrated in Figure 7.


Figure 7. Accumulator as a Bottleneck
CPU08 provides the new MOV instruction which bypasses the accumulator. Using the MOV instruction, the CPU is instructed to take the contents of the source location and directly place the data in the destination. This is illustrated in Figure 8. There are four different addressing modes special to the MOV instruction. Details of this instruction are given below. .


Figure 8. No Accumulator Bottleneck

## Freescale Semiconductor, Inc.

New MOVE Instruction, Detail

## Software <br> Techniques

Code Example

The new CPU08 Move instruction is detailed below. Examples for this instruction and all four of its addressing modes are given in Appendix E - New CPU08 MOV Instruction Examples. The examples in Appendix E — New CPU08 MOV Instruction Examples also compare the CPU05 and the CPU08 bus cycles and memory requirements for the algorithm to execute the movement of data.

MOV Move
Operation: (M)destination $\leftarrow(M)$ source
Description: Moves a byte of data from a source address to a destination address. Data is examined as it is moved, and condition codes are set. Source data is not changed. Internal registers (other than CCR) are not affected. There are four addressing modes for the MOV instruction. A discussion of these modes was given in an earlier section.

The MOV command will cut cycle time and code space when moving data. The most obvious advantage of the MOV instruction is when the configuration registers are being initialized along with other RAM variables at the start of the program.

A user wants to start his application one of two different ways. The user initializes the application on the MCU based on the logic level of port D bit 4. Once the part is out of reset, it reads port $D$ and moves data from ROM into the RAM configuration registers according to the logic level of bit 4. Refer to Appendix F — CPU05 and CPU08 Data Movement Code for code comparing the CPU05 and the CPU08.

## New Branch Instructions

Description

Six New Branch Instructions, Detail

Six new unsigned branch instructions were added to the instruction set of the CPU08 to improve looping and table searching capabilities. These instructions are CBEQ, CBEQA, CBEQX, DBNZ, DBNZA, and DBNZX. The CBEQ instructions combine the compare (CMP and CPX) instructions and the branch if equal (BEQ) instruction. The DBNZ instructions combine the decrement (DEC, DECA, and DECX) instructions and the branch if not equal (BNE) instruction. These new instructions improve cycle time and decrease code space. More detail is given below on each instruction.

All the new CPU08 instructions that affect branching are listed below. Examples for these instructions are given in Appendix G - New Branch Instruction Examples. The examples in Appendix G - New Branch Instruction Examples also compare the CPU05 and the CPU08 bus cycles and memory requirements for the algorithm to execute the branch.

CBEQ Compare and Branch if Equal
Operation: A) - (M); PC $\leftarrow(P C)+\$ 0003+$ Rel if result is $\$ 00$
For IX+ mode: (A) - (M);
$\mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+$ Rel, if result is $\$ 00$
Description: CBEQ compares the operand from memory with the accumulator and causes a branch if the result is zero. This function combines CMP and BEQ for faster table look-up routines.
The addressing mode CBEQ_IX+ compares the operand addressed by the 16 -bit index register $\mathrm{H}: \mathrm{X}$ to the accumulator and causes a branch if the result is zero. The 16 -bit index register is then incremented regardless of whether a branch is taken. CBEQ_IX1+ operates the same way except

## Freescale Semiconductor, Inc.

an 8-bit offset is added to the effective address of the operand.

CBEQA Compare and Branch if Equal
Operation: $\quad(A)-(M) ; P C \leftarrow(P C)+\$ 0003+$ Rel if result is $\$ 00$

Description: CBEQA compares an immediate operand in memory with the accumulator and causes a branch if the result is zero. This instruction combines CMP and BEQ for faster table look-up routines.

CBEQX Compare and Branch if Equal
Operation: (IX) - (M); PC $\leftarrow(P C)+\$ 0003+$ Rel if result is $\$ 00$

Description: CBEQX compares an immediate operand in memory with the lower order index register $X$ and causes a branch if the result is zero. This instruction combines CPX and BEQ for faster loop counter control.

DBNZ Decrement and Branch if Not Zero
Operation: $\quad \mathrm{M} \leftarrow(\mathrm{M})-\$ 01$;
$\mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0003+$ Rel, if result _ \$00 for Direct, IX1, and SP1
$\mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+$ Rel, if result _ \$00 for IX
Description: DBNZ subtracts one from the operand $M$ in memory and causes a branch if the result is not zero. This instruction combines DEC and BNE for faster loop counter control.

DBNZA Decrement and Branch if Not Zero
Operation: $\quad A \leftarrow(A)-\$ 01 ; P C \leftarrow(P C)+\$ 0002+$ Rel, if result _ \$00
Description: DBNZA subtracts one from the accumulator and causes a branch if the result is not zero. This instruction combines DECA and BNE for faster loop counter control.

$$
\begin{array}{ll}
\text { DBNZX } \quad \text { Decrement and Branch if Not Zero } \\
\text { Operation: } \quad & X \leftarrow(\mathrm{X})-\$ 01 ; \mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+\text { Rel, if } \\
& \text { result_\$00 } \\
\text { Description: } & \text { DBNZX subtracts one from the lower index } \\
& \text { register and causes a branch if the result is } \\
& \text { not zero. This instruction combines DECX } \\
& \text { and BNE for faster loop counter control. }
\end{array}
$$


#### Abstract

Code Example The use of these new instructions can cut cycle time in looping or counting routines. Compare and branch routines can be used to search for specific values in tables or variable locations. Decrement and branch routines can be used for keeping count in loops.

The following piece of code shows how the compare and branch instruction searches a table for a match. As an example, let's say that you recently read in a table of $80 \mathrm{~A} / \mathrm{D}$ data bytes. You would like to know if the signal was saturated above the rails of the A/D converter. You would then search the table for the value $\$$ FF. If found, your code would branch out and execute some control algorithm to attenuate the analog signal. Refer to Appendix H - CPU05 and CPU08 Search Code for a comparison of CPU05 and CPU08 code.


## Mathematical Operations

V Bit, DIV, DAA, and the NSA Instruction

New features and instructions added to the CPU08 have made some mathematical computations easier. The V bit is added to the CCR to support signed arithmetic. CPU08 has the capability of 16 -bit division. The DIV instruction will divide a 16 -bit dividend by an 8 -bit divisor. For binary coded decimal operations, the CPU08 has a decimal adjust accumulator, DAA, instruction and a nibble swap accumulator, NSA, instruction.

Signed Math and Signed Branches

The V bit in the CCR adds greater programming flexibility to the user. The addition of two's complement comparisons can aid in the branching
operations of high level languages such as C. Also, the representation of signed numbers and their operations can easily be computed. This can be especially helpful with digital signal processing algorithms and the proper storage of signed analog to digital readings.

## Four New Signed Branch Instructions, Detail

All the new CPU08 instructions that affect signed branching are listed below. Examples for these instructions are given in Appendix I - New CPU08 Signed Branch Instruction Examples.

BGE Branch if Greater Than or Equal (signed operands)
Operation: $\quad \mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+$ Rel, if $(\mathrm{N} \oplus \mathrm{V})=0$, i.e., if ( $A$ ) _ ( $M$ ), ("signed" numbers)

Description: If the BGE instruction is executed immediately after execution of any of the compare or subtract instructions, the branch will occur if and only if the two's complement number represented by the appropriate internal register ( $\mathrm{A}, \mathrm{X}$, or $\mathrm{H}: \mathrm{X}$ ) was greater than or equal to the two's complement number represented by M .

BGT Branch if Greater Than (signed operands)
Operation: $\quad \mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+$ Rel, if $\mathrm{Z}+(\mathrm{N} \oplus \mathrm{V})=0$, i.e., if $(A)>(M)$, ("signed" numbers)

Description: If the BGT instruction is executed immediately after execution of any of the compare or subtract instructions, the branch will occur if and only if the two's complement number represented by the appropriate internal register ( $\mathrm{A}, \mathrm{X}$, or $\mathrm{H}: \mathrm{X}$ ) was greater than the two's complement number represented by M.

| BLE | Branch if Less Than or Equal (signed operands) |  |
| :---: | :---: | :---: |
|  | Operation: | $\begin{aligned} & \mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+\text { Rel, if } \mathrm{Z}+(\mathrm{N} \oplus \mathrm{~V})=1 \\ & \text { i.e., if }(\mathrm{A}){ }_{\text {_ }}(\mathrm{M}) \text {, ("signed" numbers) } \end{aligned}$ |
|  | Description: | If the BLE instruction is executed immediately after execution of any of the compare or subtract instructions, the branch will occur if and only if the two's complement number represented by the appropriate internal register ( $\mathrm{A}, \mathrm{X}$, or $\mathrm{H}: \mathrm{X}$ ) was less than or equal to the two's complement number represented by M . |
| BLT | Branch if Less Than (signed operands) |  |
|  | Operation: | $\begin{aligned} & \mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+\text { Rel, if }(\mathrm{N} \oplus \mathrm{~V})=1 \\ & \text { i.e., if }(\mathrm{A})<(\mathrm{M}) \text {, ("signed" numbers) } \end{aligned}$ |
|  | Description: | If the BLT instruction is executed immediately after execution of any of the compare or subtract instructions, the branch will occur if and only if the two's complement number represented by the appropriate internal register ( $\mathrm{A}, \mathrm{X}$, or $\mathrm{H}: \mathrm{X}$ ) was less than the two's complement number represented by M . |

New DIV Instruction

The Divide instruction on the CPU08 does not require the lengthy code needed to divide numbers on the CPU05. A description of the Divide instruction is given below. Appendix J - Five Miscellaneous CPU08 Instructions Including BCD, Divide, and CCR Operations shows a short example of using the new Divide instruction. Appendix K CPU08 Averaging Code illustrates an averaging routine implementing the Divide instruction.

DIV Divide
Operation: $\quad(H: A) / X \rightarrow A$; Remainder $\rightarrow H$
Description: Divides a 16-bit unsigned dividend contained in the concatenated registers H and A by an 8 -bit divisor contained in index
register X . The quotient is placed in the accumulator A , and the remainder is placed in the high order index register H . The divisor is left unchanged.

## New DAA and the NSA instruction

The decimal adjust accumulator, DAA, and the nibble swap accumulator, NSA, are new instructions to help with binary coded decimal (BCD) operations. The DAA instruction allows the user to adjust the accumulator so that the number represents a BCD number. Swapping nibbles is needed for packing BCD numbers into memory. One use of BCD is data instrumentation. It is easier to store and manipulate these numbers in BCD rather than convert or decode numbers from hexadecimal. Packing is used to store decimal numbers into memory. Instead of one byte storing one decimal, the NSA instruction easily swaps nibbles in the accumulator so that two decimal numbers can be stored in one byte. Appendix J - Five Miscellaneous CPU08 Instructions Including BCD, Divide, and CCR Operations gives examples using the DAA instruction and the NSA instruction. Refer to Appendix L - CPU08 BCD Example Code for an example of BCD code.

DAA Decimal Adjust Accumulator
Operation: (A)10
Description: Adjusts the contents of the accumulator and the state of the CCR carry bit after binary coded decimal operations so that there is a correct BCD sum and an accurate carry indication. The state of the CCR half carry bit affects operation.

NSA Nibble Swap Accumulator
Operation: $\quad \mathrm{A} \leftarrow(\mathrm{A}[3: 0]: \mathrm{A}[7: 4])$
Description: Swaps upper and lower nibbles (4 bits) of the accumulator. This is used for more ef cient stor age and use of binary coded operands.

## Freescale Semiconductor, Inc.

## Application Note

New TAP and TPA instructions

The transfer accumulator to the condition code register, TAP, and the transfer condition code register to accumulator, TPA, are new instructions to modify or manipulate the condition code register, CCR. These instructions are detailed below. Code examples can be found in Appendix J — Five Miscellaneous CPU08 Instructions Including BCD, Divide, and CCR Operations.

TAP Transfer Accumulator to Condition Code Register Operation: $\quad C C R \leftarrow(A)$
Description: Transfers the contents of the Accumulator to the Condition Code Register.

TPA Transfer Condition Code Register to Accumulator Operation: $\quad A \leftarrow(C C R)$
Description: Transfers the contents of the Condition Code Register to the Accumulator.

## Instruction Cycle Improvements

The CPU08 instruction set not only has new instructions but many of the old instructions are faster. The CPU08 gathers data in a pipeline fashion. Instead of waiting for the instruction to be finished to gather the next opcode or operand, the CPU will fetch the next address byte during the execution of the current instruction. This pipelining overlaps execution of most instructions and thus increases the performance of the CPU08. A list of instructions that were improved is given in Table 3. Please refer to the CPU08 opcode map for further details.

Freescale Semiconductor, Inc.
Application Note
Instruction Cycle Improvements

Table 3. Instruction List (Sheet 1 of 4)

| Opcode Mnemonic | Address Mode | HC05 Cycles | HC08 Cycles |
| :---: | :---: | :---: | :---: |
| ADC | IX | 3 | 2 |
| ADC | IX1 | 4 | 3 |
| ADC | IX2 | 5 | 4 |
| ADD | IX | 3 | 2 |
| ADD | IX1 | 4 | 3 |
| ADD | IX2 | 5 | 4 |
| AND | IX | 3 | 2 |
| AND | IX1 | 4 | 3 |
| AND | IX2 | 5 | 4 |
| ASR | DIR | 5 | 4 |
| ASR | IX | 5 | 3 |
| ASR | IX1 | 6 | 4 |
| ASRA | INH | 3 | 1 |
| ASRX | INH | 3 | 1 |
| BCLR0 | DIR | 5 | 4 |
| BCLR1 | DIR | 5 | 4 |
| BCLR2 | DIR | 5 | 4 |
| BCLR3 | DIR | 5 | 4 |
| BCLR4 | DIR | 5 | 4 |
| BCLR5 | DIR | 5 | 4 |
| BCLR6 | DIR | 5 | 4 |
| BCLR7 | DIR | 5 | 4 |
| BIT | IX | 3 | 2 |
| BIT | IX1 | 4 | 3 |
| BIT | IX2 | 5 | 4 |
| BSET0 | DIR | 5 | 4 |
| BSET1 | DIR | 5 | 4 |
| BSET2 | DIR | 5 | 4 |
| BSET3 | DIR | 5 | 4 |
| BSET4 | DIR | 5 | 4 |
| BSET5 | DIR | 5 | 4 |
| BSET6 | DIR | 5 | 4 |
| BSET7 | DIR | 5 | 4 |
| BSR | REL | 6 | 4 |
| CLC | INH | 2 | 1 |

## Freescale Semiconductor, Inc.

Application Note

Table 3. Instruction List (Sheet 2 of 4)

| Opcode Mnemonic | Address Mode | HC05 Cycles | HC08 Cycles |
| :---: | :---: | :---: | :---: |
| CLR | DIR | 5 | 3 |
| CLR | IX | 5 | 2 |
| CLR | IX1 | 6 | 3 |
| CLRA | INH | 3 | 1 |
| CLRX | INH | 3 | 1 |
| CMP | IX | 3 | 2 |
| CMP | IX1 | 4 | 3 |
| CMP | IX2 | 5 | 4 |
| COM | DIR | 5 | 4 |
| COM | IX | 5 | 3 |
| COM | IX1 | 6 | 4 |
| COMA | INH | 3 | 1 |
| COMX | INH | 3 | 1 |
| CPX | IX | 3 | 2 |
| CPX | IX1 | 4 | 3 |
| CPX | IX2 | 5 | 4 |
| DEC | DIR | 5 | 4 |
| DEC | IX | 5 | 3 |
| DEC | IX1 | 6 | 4 |
| DECA | INH | 3 | 1 |
| DECX | INH | 3 | 1 |
| EOR | IX | 3 | 2 |
| EOR | IX1 | 4 | 3 |
| EOR | IX2 | 5 | 4 |
| INC | DIR | 5 | 4 |
| INC | IX | 5 | 3 |
| INC | IX1 | 6 | 4 |
| INCA | INH | 3 | 1 |
| INCX | INH | 3 | 1 |
| JSR | DIR | 5 | 4 |
| JSR | EXT | 6 | 5 |
| JSR | IX | 5 | 4 |
| JSR | IX1 | 6 | 5 |
| JSR | IX2 | 7 | 6 |
| LDA | IX | 3 | 2 |

Freescale Semiconductor, Inc.
Application Note
Instruction Cycle Improvements

Table 3. Instruction List (Sheet 3 of 4)

| Opcode Mnemonic | Address Mode | HC05 Cycles | HC08 Cycles |
| :---: | :---: | :---: | :---: |
| LDA | IX1 | 4 | 3 |
| LDA | IX2 | 5 | 4 |
| LDX | IX | 3 | 2 |
| LDX | IX1 | 4 | 3 |
| LDX | IX2 | 5 | 4 |
| LSL | DIR | 5 | 4 |
| LSL | IX | 5 | 3 |
| LSL | IX1 | 6 | 4 |
| LSLA | INH | 3 | 1 |
| LSLX | INH | 3 | 1 |
| LSR | DIR | 5 | 4 |
| LSR | IX | 5 | 3 |
| LSR | IX1 | 6 | 4 |
| LSRA | INH | 3 | 1 |
| LSRX | INH | 3 | 1 |
| MUL | INH | 11 | 5 |
| NEG | DIR | 5 | 4 |
| NEG | IX | 5 | 3 |
| NEG | IX1 | 6 | 4 |
| NEGA | INH | 3 | 1 |
| NEGX | INH | 3 | 1 |
| NOP | INH | 2 | 1 |
| ORA | IX | 3 | 2 |
| ORA | IX1 | 4 | 3 |
| ORA | IX2 | 5 | 4 |
| ROL | DIR | 5 | 4 |
| ROL | IX | 5 | 3 |
| ROL | IX1 | 6 | 4 |
| ROLA | INH | 3 | 1 |
| ROLX | INH | 3 | 1 |
| ROR | DIR | 5 | 4 |
| ROR | IX | 5 | 3 |
| ROR | IX1 | 6 | 4 |
| RORA | INH | 3 | 1 |
| RORX | INH | 3 | 1 |

Freescale Semiconductor, Inc.
Application Note

Table 3. Instruction List (Sheet 4 of 4)

| Opcode Mnemonic | Address Mode | HC05 Cycles | HC08 Cycles |
| :---: | :---: | :---: | :---: |
| RSP | INH | 2 | 1 |
| RTI | INH | 9 | 7 |
| RTS | INH | 6 | 4 |
| SBC | IX | 3 | 2 |
| SBC | IX1 | 4 | 3 |
| SBC | IX2 | 5 | 4 |
| SEC | INH | 2 | 1 |
| STA | DIR | 4 | 3 |
| STA | EXT | 5 | 4 |
| STA | IX | 4 | 2 |
| STA | IX1 | 5 | 3 |
| STA | IX2 | 6 | 4 |
| STOP | INH | 2 | 1 |
| STX | DIR | 4 | 3 |
| STX | EXT | 5 | 4 |
| STX | IX | 4 | 2 |
| STX | IX1 | 5 | 3 |
| STX | IX2 | 6 | 4 |
| SUB | IX | 3 | 2 |
| SUB | IX1 | 4 | 3 |
| SUB | IX2 | 5 | 4 |
| SWI | INH | 10 | 9 |
| TAX | INH | 2 | 1 |
| TST | DIR | 4 | 3 |
| TST | IX | 4 | 2 |
| TST | IX1 | 5 | 3 |
| TSTA | INH | 3 | 1 |
| TSTX | INH | 3 | 1 |
| TXA | INH | 2 | 1 |
| WAIT | INH | 2 | 1 |

# Freescale Semiconductor, Inc. 

## Conclusion

This application note has covered the differences between the HC 05 and the HC08 CPU architecture. Please refer to the M68HC05 Applications Guide for further study of the CPU05. The CPU08 Reference Manual is a valuable resource for studying the CPU08 in more detail.

Please consult your local Freescale sales office or your authorized Freescale distributor for applications support, literature, and specific part information.

The MCU BBS is also available with free software for use with HCO and HC08 MCUs. The BBS number is (512) 891-3733. The code examples used in this application note can be found on the BBS. The file name is HC08OPT.ARC.

## Application Note

## Appendix A - New CPU08 Indexing Instruction Examples



## Appendix B - CPU05 and CPU08 512-Byte Table Indexing Code



## Application Note

```
* HC05 code *
* CPU05 has to address the table in a section-like
* fashion. Section 0 is between $400 and $4FF.
* Section 1 is between $500 and $5FF.
* The 16-bit address is stored in RAM location TBL_A.
* This is the offset to the table starting
* at $400, TBL_ST0.
* Example: Address is $520=$400 + $120
* TBL_A = $01
* TBL_A+1 = $20
```

| START | LDX | TBL_A+1 | ; 3, |
| :---: | :---: | :---: | :---: |
|  | LDA | TBL_A | ; 3, |
|  | BEQ | TBL0 | ; 3, |
|  | LDA | TBL_ST1, X | ; 5, |
|  | BRA | NEXT | ; 3, |
|  |  |  |  |
| TBL0 | LDA | TBL_ST0, X | ; 5, |
| * | Tota | CPU05 cycles | $=17$ |
| * | Tota | bytes | $=11$ |
| ********************************* |  |  |  |
| $\star * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * ~$ |  |  |  |
| * | HC08 code |  |  |
| * | CPU08 has full 16-bit indexed addressing so the |  |  |
| * | table address is loaded from TBL_A in RAM. No |  |  |
| * | memory table sectioning is needed. |  |  |
| NEXT | LDHX | TBL_A | $; 4,2 \mathrm{H}: \mathrm{X} \leftarrow\left(\mathrm{TBL} \_A\right)$ |
|  | LDA | TBL_ST0, X | $; 4,3 \mathrm{~A} \leftarrow\left(\mathrm{X}+\mathrm{TBL} \_\mathrm{STO}\right)$ |
| * | Tota | CPU08 cycles | $=8$ |
| * | Tota | bytes | $=5$ |
| $\star * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * ~$ |  |  |  |
| DONE | NOP |  |  |
|  | BRA | DONE |  |
| ***** | Initialize the reset vector |  |  |
|  | ORG | \$FFFE |  |
|  | DW | START |  |

# Freescale Semiconductor, Inc. 

## Appendix C - New CPU08 Stack Pointer Instructions



## Application Note

```
***** PULX - pull index register X from stack
* SP is predefined at $0FFC
* $0FFD = $50
* H:X = $0000
    PULX ; SP \leftarrow SP+$01
    ; SP = $0FFD
    ; X \leftarrow ($0FFD)
    ; H:X = $0050
***** PULH - pull index register H from stack
* SP is predefined at $0FFD
* $OFFE = $20
* H:X = $0050
    PULH ; SP }\leftarrow SP+$0
        ; SP = $0FFE
        ; H}\leftarrow($0FFE
        ; H:X = $2050
***** PULA - pull accumulator from stack
* SP is predefined at $0FFE
* $0FFF = $80
* A = $00
        PULA ; SP }\leftarrow SP+$0
            ; SP = $0FFF
            ; A}\leftarrow($0FFF
            ; A = $80
***** TSX - transfer stack pointer to index register
* SP is predefined at $0FF5
* H:X = $1290
        TSX ; H:X \leftarrow SP+$01
        ; H:X = $0FF6
***** TXS - transfer index register to stack pointer
* SP is predefined at $0FF5
* H:X = $1290
        TXS ; SP \leftarrow H:X-$01
        ; SP = $128F
DONE NOP
            BRA DONE
***** Initialize the reset vector
        ORG $FFFE
        DW START
```


## Appendix D - Using the Stack in a Subroutine to Compute a Cube



| * | Load up stack before entering the subroutine Stack is given the 8 -bit number to be cubed, X_IN |
| :---: | :---: |
| * | Next, 3 bytes must be made available to the stack |
| * | for the 24 bit output of the routine |
| * | 3 pushes are made to illustrate this point |
| START | LDA X_IN ; ${ }^{\text {A }} \leftarrow$ (X_IN) |
|  | PSHA ; push parameter X_IN onto stack |
|  | CLRA ;zero must be pushed on stack |
|  | ; allocation for return answer |
|  | PSHA ; ${ }^{\text {a }}$ (push Y_Low byte onto stack |
|  | PSHA ; ${ }^{\text {a }}$ (push Y_Med byte onto stack |
|  | PSHA ; push Y_High byte onto stack |
| ***** | Jump to the cube subroutine |
|  | JSR CUBE $\quad$; jump sub to CUBE, $Y=X \_I N \wedge 3$ |
| $* * * * *$ | When subroutine is over, reset stack pointer to original location. Pull the answers off the stack when needed. |
|  |  |
|  | AIS \#\$04 ; SP |
|  | BRA DONE ; branch to the end of this |
|  | ;example |
| ***** | CUBE subroutine |
| ***** | Given X_IN, find $Y=X^{\wedge} 3$ |
| * | Save $\mathrm{X}, \mathrm{H}$, and A on stack |
| * | Decrement stack for 2 bytes |
| CUBE | PSHX ;push X onto stack |
|  | PSHH ;push H onto stack |
|  | PSHA ;push A onto stack |
|  | AIS \#-2 ; decrement stack for local var |
| * | Run the math routine |
|  | Square X_IN, answer is X:A |
|  | LDA 11T,SP ; ${ }^{\text {a }}$ - X_IN |
|  | LDX 11T,SP ; ${ }^{\text {l }}$ = X_IN |
|  | MUL ; $\mathrm{X}: \mathrm{A}=(\mathrm{X}) *(\mathrm{~A})$ |
| * | Store away the high byte answer, X , to var1 |
|  | STX 1,SP ; store high answ to varl |
| * | Multiply 16 bit result by X_IN |
|  | Multiply X_IN by low byte of 16-bit square |
|  | LDX 11T,SP ; ${ }^{\text {l }}$ ( X_IN |
|  | MUL ; $\mathrm{X}: \mathrm{A}=(\mathrm{X})$ * $(\mathrm{A})$ |

## Freescale Semiconductor, Inc.

| * | Store away low byte of 16 -bit result to Y_LOW |
| :---: | :---: |
| * | Store high byte of 16-bit result to var2 |
|  | STA 10T,SP ;store low answ to Y_LOW |
|  | STX 2,SP ;store high answ to var2 |
| * | Multiply high byte of 16 -bit result by x_IN |
|  | LDA 11T,SP $\quad$; $\leftarrow$ X_IN |
|  | LDX 1,SP ; load X with var1 |
|  | MUL ; $\mathrm{X}: \mathrm{A}=\mathrm{X}$ XIN * var1 |
| * | Store high byte of answer to Y_HIGH |
|  | STX 8T, SP ; store high byte to Y_HIGH |
| * | ADD var2 to the low byte answer to get Y_MED |
| * | If there is a carry, add one bit to Y_HIGH |
|  | ADD 2T, SP $\quad ; \mathrm{A}=\mathrm{var} 2+\mathrm{A}$ |
|  | BCS CS ;branch if C bit set in CCR |
|  | BRA FIN ; C bit is 0, branch to FIN |
| CS | INC 8T, SP ;add 1 to Y_HIGH |
| FIN | STA 9T, SP ; store A to Y_MED |

* Save $\mathrm{X}, \mathrm{H}$, and A on stack
* Increment stack for 2 bytes
* Restore $\mathrm{X}, \mathrm{H}$, and A
* Return from the subroutine

AIS \#\$02
PULA
PULH
PULX
RTS

DONE NOP
BRA DONE

AN1218 Rev. 2

## Application Note

## Appendix E - New C PU08 MOV Instruction Examples



# Freescale Semiconductor, Inc. 



## Appendix F - C PU05 and C PU08 Data Movement Code



# Freescale Semiconductor, Inc. 



## Application Note

## Appendix G - New Branch Instruction Examples



# Freescale Semiconductor, Inc. 

Appendix G — New Branch Instruction Examples

* HC08 code *
LP2 CBEQA \#\$50,LPC ;4,3 if \#\$50 = (A), then LPC BRA LP2 ; go to LP2
* Total CPU05 cycles, bytes $=5,4$
* Total CPU08 cycles, bytes
$=4,3$
***** CBEQX - compare and branch if equal, index
* Index register $X$ is predefined at $\$ 60$
* $\mathrm{HCO5}$ code *

LPC CPX \#\$60 ;2,2 X - \$60
BEQ LP3 ;3,2 if $\mathrm{X}=\$ 60$, then LP3
BRA LPC ; go to LPC

* HC08 code *

LP3 CBEQX \#\$60,LPD ;4,3if X = \$60, then LPD
BRA LP3 ; go to LP3

* Total CPU05 cycles, bytes = 5,4
* Total CPU08 cycles, bytes $=4,3$
***** DBNZ - decrement and branch if not zero
* HCO5 code *
* Memory location $\$ A 0$ is predefined at $\$ 08$

LPD NOP ; used here to represent any
; number of instructions
DEC \$A0 ;5,2 decrement (\$A0)
BNE LPD ;3,2 if (\$A0) not zero, then LPD

HC08 code *

* Memory location $\$ A 0$ is predefined at $\$ 08$

LP4 NOP ; used here to represent any
; number of instructions
DBNZ $\$ \mathrm{AO}, \mathrm{LP} 4 \quad ; 5,3(\$ \mathrm{AO})=(\$ \mathrm{AO})-1$
; if (\$A0) not zero, then LP4

* Total CPU05 cycles, bytes $=8,4$
* Total CPU08 cycles, bytes $=5,3$


# Freescale Semiconductor, Inc. 

## Application Note



## Appendix H - CPU05 and CPU08 Search Code



# Freescale Semiconductor, Inc. 

## Application Note

| * | HCO5 | code | * |
| :---: | :---: | :---: | :---: |
| SRCH | LDX | TBL_LEN | ; 3,2 X ¢ (TBL_LEN) |
| LOOP 3 | LDA | TABLE-1, X | ; 5,3 A $\leftarrow(T A B L E-1+X)$ |
|  | CMP | \# \$FF | ;2,2 (A) - \$FF |
|  | BEQ | NEXT | ; 3,2 if $\mathrm{Z}=1$, then goto NEXT |
|  |  |  | ; this signifies that a |
|  |  |  | ; saturation value has been |
|  |  |  | ; found in the table |
|  | DECX |  | ; 3, $1 \times \leftarrow \mathrm{X}-1$ |
|  | BNE | LOOP 3 | ; 3,2 if $\mathrm{Z}=0$, then goto LOOP3 |
|  |  |  | ; go look at another value |
|  |  |  | ; in the table |
| * | Total | \# CPU05 cycles | $=19$ |
| * | Total | \# bytes | $=12$ |
| * | HC08 | code | * |
| NEXT | LDX | TBL_LEN | ; 3,2 X ( TBL _LEN) |
| LOOP 4 | LDA | TABLE-1, X | ; 4,3 A $\leftarrow($ TABLE-1+X) |
|  | CBEQA | \# \$FF, DONE | ; 4,3 (A) - \$FF |
|  |  |  | ; if $\mathrm{Z}=1$, then goto DONE |
|  |  |  | ; this signifies that a |
|  |  |  | ; saturation value has been |
|  |  |  | ; found in the table |
|  | DBNZX | LOOP 4 | ; 3, $2 \mathrm{X} \leftarrow \mathrm{X}-1$ |
|  |  |  | ; if $\mathrm{Z}=0$, then goto LOOP4 |
|  |  |  | ; go look at another value |
|  |  |  | ; in the table |
| * | Total | \# CPU08 cycles | $=14$ |
| * | Total | \# bytes | $=10$ |
| DONE | NOP |  |  |
|  | BRA | DONE |  |
| ***** | Initia | alize the reset | tor |
|  | ORG | \$FFFE |  |
|  | DW | SRCH |  |

# Freescale Semiconductor, Inc. 

## Appendix I - New CPU08 Signed Branch Instruction Examples



## Appendix J — Five Miscellaneous C PU08 Instructions Inc luding BCD, Divide, and CCR Operations



## Freescale Semiconductor, Inc.

```
* HC08 code *
    NSA ;3,1 swap the nibbles of A
* Total CPU05 cycles, bytes = 26,9
* Total CPU08 cycles, bytes = 3,1
***** DIV - divide 16 bit by 8 bit
* The immediate addressing mode is used to load the registers
* to illustrate the components needed to execute
* a DIV instruction.
LDHX #$0200 ; H \leftarrow $02
LDX #$80 ; X }\leftarrow$8
LDA #$00 ; A \leftarrow $00
DIV ; H:A / X = A rem H
; Answer is $04 rem 0
***** TAP - transfer accumulator to ccr
* A is predefined at $E2
* CCR = %0110,0000
    TAP ; CCR }\leftarrow (A
    ; CCR = %1110,0010
***** TPA - transfer ccr to accumulator
* A is predefined at $00
* CCR = %1110,0010
    TPA ; A }
    ; A = $E2
DONE NOP
    BRA DONE
***** Initialize the reset vector
    ORG $FFFE
    DW START
```


## Appendix K - C PU08 Averaging Code



## Appendix L - CPU08 BCD Example Code



## How to Reach Us:

Home Page:
www.freescale.com
E-mail:
support@freescale.com
USA/Europe or Locations Not Listed:
Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com
Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296380456 (English)
+46 852200080 (English)
+49 8992103559 (German)
+33169354848 (French)
support@freescale.com
Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120191014 or +81 354379125
support.japan@freescale.com

## Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 26668080
support.asia@freescale.com

## For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
P.O. Box 5405

Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

