

Dual Bootstrapped MOSFET Driver with Output Disable

ADP3413

FEATURES

All-In-One Synchronous Buck Driver Bootstrapped High Side Drive One PWM Signal Generates Both Drives Anticross-Conduction Protection Circuitry Pulse-by-Pulse Disable Control

APPLICATIONS


Multiphase Desktop CPU Supplies
Mobile Computing CPU Core Power Converters
Single-Supply Synchronous Buck Converters
Standard-to-Synchronous Converter Adaptations

GENERAL DESCRIPTION

The ADP3413 is a dual MOSFET driver optimized for driving two N-channel MOSFETs which are the two switches in a nonisolated synchronous buck power converter. Each of the drivers is capable of driving a 3000 pF load with a 20 ns propagation delay and a 30 ns transition time. One of the drivers can be bootstrapped and is designed to handle the high voltage slew rate associated with "floating" high side gate drivers. The ADP3413 includes overlapping drive protection (ODP) to prevent shoot-through current in the external MOSFETs. The $\overline{\text{OD}}$ Pin provides high speed control to quickly turn off both gate drives.

The ADP3413 is specified over the commercial temperature range of 0°C to 70°C and is available in an 8-lead SOIC package.

FUNCTIONAL BLOCK DIAGRAM






Figure 1. General Application Circuit

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

$\textbf{ADP3413-SPECIFICATIONS}^{1}(T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C}, \, \text{VCC} = 7 \, \text{V, BST} = 4 \, \text{V to } 26 \, \text{V, } \overline{\text{OD}} > 2 \, \text{V, unless otherwise noted.})$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
SUPPLY						
Supply Voltage Range	VCC		4.15		7.5	V
Quiescent Current	ICC_Q			1	2	mA
OD INPUT						
Input Voltage High ²			2.0			V
Input Voltage Low ²					0.8	V
Propagation Delay Time	tpdl _{OD}			15	30	ns
	tpdh _{OD}			15	30	ns
PWM INPUT						
Input Voltage High ²			2.3			V
Input Voltage Low ²					0.8	V
HIGH SIDE DRIVER						
Output Resistance, Sourcing Current		$V_{BST} - V_{SW} = 5 \text{ V}$		3.0	5.0	Ω
		$V_{BST} - V_{SW} = 7 \text{ V}$		2.0	3.5	Ω
Output Resistance, Sinking Current		$V_{BST} - V_{SW} = 5 V$		1.25	2.5	Ω
_		$V_{BST} - V_{SW} = 7 V$		1.0	2.5	Ω
Transition Times ³ (See Figure 2)	tr _{DRVH}	$V_{BST} - V_{SW} = 7 \text{ V}, C_{LOAD} = 3 \text{ nF}$		36	47	ns
- 24.2	tf _{DRVH}	$V_{BST} - V_{SW} = 7 \text{ V}, C_{LOAD} = 3 \text{ nF}$		20	30	ns
Propagation Delay ^{3, 4} (See Figure 2)	tpdh _{DRVH}	$V_{BST} - V_{SW} = 7 V$		65	86	ns
	tpdl _{DRVH}	$V_{BST} - V_{SW} = 7 \text{ V}$		22	32	ns
LOW SIDE DRIVER						
Output Resistance, Sourcing Current		VCC = 5 V		3.0	5.0	Ω
		VCC = 7 V		2.0	3.5	Ω
Output Resistance, Sinking Current		VCC = 5 V		1.5	3.0	Ω
Tourisium Timon 3 (Con Firm 2)		VCC = 7 V		1.0	2.5	Ω
Transition Times ³ (See Figure 2)	tr _{DRVL}	$VCC = 7 \text{ V}, C_{LOAD} = 3 \text{ nF}$		27	35	ns
Propagation Delay ^{3, 4} (See Figure 2)	tf _{DRVL}	$VCC = 7 \text{ V}, C_{LOAD} = 3 \text{ nF}$ VCC = 7 V		19 30	26 35	ns
Tropagation Delay (See Figure 2)	${ m tpdh_{DRVL}} \ { m tpdl_{DRVL}}$	VCC = 7 V VCC = 7 V		17	25	ns ns
	LPGIDRVL	100 = 11		11	49	113

NOTES

Specifications subject to change without notice.

-2- REV. A

¹All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods.

²Logic inputs meet typical CMOS I/O conditions for source/sink current (~1 μA).

³AC specifications are guaranteed by characterization but not production tested.

⁴For propagation delays, "tpdh" refers to the specified signal going high; "tpdl" refers to it going low.

ABSOLUTE MAXIMUM RATINGS*


VCC0.3 V to +8 V
BST0.3 V to +30 V
BST to SW0.3 V to +8 V
SW5.0 V to +25 V
<u>OD</u> , IN
Operating Ambient Temperature Range 0°C to 70°C
Operating Junction Temperature Range 0°C to 125°C
θ_{JA}
$\theta_{\rm JC}$ 40°C/W
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 sec) 300°C

^{*}This is a stress rating only; operation beyond these limits can cause the device to be permanently damaged. Unless otherwise specified, all voltages are referenced to PGND.

ORDERING GUIDE

Model	Temperature	Package	Package
	Range	Description	Option
ADP3413JR	0°C to 70°C	8-Lead Standard Small Outline (SOIC)	SOIC-8

PIN CONFIGURATION



PIN FUNCTION DESCRIPTIONS

Pin	Mnemonic	Function
1	BST	Floating Bootstrap Supply for the Upper MOSFET. A capacitor connected between BST and SW Pins holds this bootstrapped voltage for the high side MOSFET as it is switched. The capacitor should be chosen between $100~nF$ and $1~\mu F$.
2	IN	TTL-level input signal that has primary control of the drive outputs.
3	$\overline{\mathrm{OD}}$	Output Disable. When low, this pin disables normal operation, forcing DRVH and DRVL low.
4	VCC	Input Supply. This pin should be bypassed to PGND with ~1 μF ceramic capacitor.
5	DRVL	Synchronous Rectifier Drive. Output drive for the lower (synchronous rectifier) MOSFET.
6	PGND	Power Ground. Should be closely connected to the source of the lower MOSFET.
7	SW	This pin is connected to the buck-switching node, close to the upper MOSFET's source. It is the floating return for the upper MOSFET drive signal. It is also used to monitor the switched voltage to prevent turn-on of the lower MOSFET until the voltage is below ~1 V. Thus, according to operating conditions, the high low transition delay is determined at this pin.
8	DRVH	Buck Drive. Output drive for the upper (buck) MOSFET.

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADP3413 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. A -3-




Figure 2. Nonoverlap Timing Diagram (Timing Is Referenced to the 90% and 10% Points Unless Otherwise Noted)






Figure 3. Output Disable Timing Diagram

-4- REV. A


Typical Performance Characteristics—ADP3413




TPC 1. DRVH Fall and DRVL Rise Times




TPC 2. DRVL Fall and DRVH Rise Times




TPC 3. DRVH and DRVL Rise Times vs. Temperature




TPC 4. DRVH and DRVL Fall Times vs. Temperature




TPC 5. DRVH and DRVL Rise Times vs. Load Capacitance



TPC 6. DRVH and DRVL Fall Times vs. Load Capacitance



TPC 7. Supply Current vs. Frequency



TPC 8. Supply Current vs. Temperature

REV. A -5-

THEORY OF OPERATION

The ADP3413 is a dual MOSFET driver optimized for driving two N-channel MOSFETs in a synchronous buck converter topology. A single PWM input signal is all that is required to properly drive the high side and the low side FETs. Each driver is capable of driving a 3 nF load.

A more detailed description of the ADP3413 and its features follows. Refer to the Functional Block Diagram.

Low Side Driver

The low side driver is designed to drive low $R_{DS(ON)}$ N-channel MOSFETs. The maximum output resistance for the driver is 3.5 Ω for sourcing and 2.5 Ω for sinking gate current. The low output resistance allows the driver to have 30 ns rise and fall times into a 3 nF load. The bias to the low side driver is internally connected to the VCC supply and PGND.

When the driver is enabled, the driver's output is 180 degrees out of phase with the PWM input. When the ADP3413 is disabled, the low side gate is held low.

High Side Driver

The high side driver is designed to drive a floating low $R_{DS(ON)}$ N-channel MOSFET. The maximum output resistance for the driver is 3.5 Ω for sourcing and 2.5 Ω for sinking gate current. The low output resistance allows the driver to have 30 ns rise and fall times into a 3 nF load. The bias voltage for the high side driver is developed by an external bootstrap supply circuit, which is connected between the BST and SW Pins.

The bootstrap circuit comprises a diode, D1, and bootstrap capacitor, C_{BST} . When the ADP3413 is starting up, the SW Pin is at ground, so the bootstrap capacitor will charge up to VCC through D1. When the PWM input goes high, the high side driver will begin to turn the high side MOSFET, Q1, ON by pulling charge out of C_{BST} . As Q1 turns ON, the SW Pin will rise up to V_{IN} , forcing the BST Pin to $V_{IN} + V_{C(BST)}$, which is enough gate to source voltage to hold Q1 ON. To complete the cycle, Q1 is switched OFF by pulling the gate down to the voltage at the SW Pin. When the low side MOSFET, Q2, turns ON, the SW Pin is pulled to ground. This allows the bootstrap capacitor to charge up to VCC again.

The high side driver's output is in phase with the PWM input. When the driver is disabled, the high side gate is held low.

Overlap Protection Circuit

The overlap protection circuit (OPC) prevents both of the main power switches, Q1 and Q2, from being ON at the same time. This is done to prevent shoot-through currents from flowing through both power switches and the associated losses that can occur during their ON-OFF transitions. The overlap protection circuit accomplishes this by adaptively controlling the delay from Q1's turn OFF to Q2's turn ON and by internally setting the delay from Q2's turn OFF to Q1's turn ON.

To prevent the overlap of the gate drives during Q1's turn OFF and Q2's turn ON, the overlap circuit monitors the voltage at the SW Pin. When the PWM input signal goes low, Q1 will begin to turn OFF (after a propagation delay), but before Q2 can turn ON the overlap protection circuit waits for the voltage at the SW Pin to fall from $V_{\rm IN}$ to 1 V. Once the voltage on the SW Pin has fallen to 1 V, Q2 will begin turn ON. By waiting for the voltage on the SW Pin to reach 1 V, the overlap protection circuit ensures that Q1 is OFF before Q2 turns on, regardless of variations in temperature, supply voltage, gate charge, and drive current.

To prevent the overlap of the gate drives during Q2's turn OFF and Q1's turn ON, the overlap circuit provides a internal delay that is set to 50 ns. When the PWM input signal goes high, Q2 will begin to turn OFF (after a propagation delay), but before Q1 can turn ON, the overlap protection circuit waits for the voltage at DRVL to drop to around 10% of VCC. Once the voltage at DRVL has reached the 10% point, the overlap protection circuit will wait for a 20 ns typical propagation delay. Once the delay period has expired, Q1 will begin turn ON.

Output Disable

The disable input is used to turn off the buck converter. If the circuits running off of the buck converter are not needed, the ADP3413 can be shutdown to conserve power. When the $\overline{\text{OD}}$ Pin is low, the ADP3413 is disabled. The DRVH and DRVL outputs are forced low, turning the buck converter OFF.

APPLICATION INFORMATION

Supply Capacitor Selection

For the supply input (VCC) of the ADP3413, a local bypass capacitor is recommended to reduce the noise and to supply some of the peak currents drawn. Use a 1 μ F, low ESR capacitor. Multilayer ceramic chip (MLCC) capacitors provide the best combination of low ESR and small size and can be obtained from the following vendors:

Murata GRM235Y5V106Z16 www.murata.com

Taiyo-

Yuden EMK325F106ZF www.t-yuden.com
Tokin C23Y5V1C106ZP www.tokin.com

Keep the ceramic capacitor as close as possible to the ADP3413.

Bootstrap Circuit

The bootstrap circuit uses a charge storage capacitor (C_{BST}) and a Schottky diode, as shown in Figure 1. Selection of these components can be done after the high side MOSFET has been chosen.

The bootstrap capacitor must have a voltage rating that is able to handle the maximum battery voltage plus 5 V. A minimum 50 V rating is recommended. The capacitance is determined using the following equation:

$$C_{BST} = \frac{Q_{GATE}}{\Delta V_{BST}}$$

where, Q_{GATE} is the total gate charge of the high side MOSFET, and ΔV_{BST} is the voltage droop allowed on the high side MOSFET drive. For example, the IRF7811 has a total gate charge of about 20 nC. For an allowed droop of 200 mV, the required bootstrap capacitance is 100 nF. A good quality ceramic capacitor should be used.

A Schottky diode is recommended for the bootstrap diode due to its low forward drop, which maximizes the drive available for the high side MOSFET. The bootstrap diode must have a minimum 40 V rating to withstand the maximum battery voltage plus 5 V. The average forward current can be estimated by:

$$I_{F(AVG)} \approx Q_{GATE} \times f_{MAX}$$

where f_{MAX} is the maximum switching frequency of the controller. The peak surge current rating should be checked in-circuit, since this is dependent on the source impedance of the 5 V supply, and the ESR of $C_{\rm BST}$.

–6– REV. A

Printed Circuit Board Layout Considerations

Use the following general guidelines when designing printed circuit boards:

- 1. Trace out the high current paths and use short, wide traces to make these connections.
- Connect the PGND pin of the ADP3413 as close as possible to the source of the lower MOSFET.
- 3. The VCC bypass capacitor should be located as close as possible to VCC and PGND Pins.

Typical Application Circuits

The circuit in Figure 4 shows how two drivers can be combined with the ADP3160 to form a total power conversion solution for $V_{\text{CC(CORE)}}$ generation in a high current Intel CPU computer. Figure 5 gives a similar application circuit for a 45 AAMD processor.




Figure 4. 53.4 A Intel CPU Supply Circuit

REV. A -7-





Figure 5. 45 A Athlon Duron CPU Supply Circuit

OUTLINE DIMENSIONS

8-Lead Standard Small Outline Package [SOIC] Narrow Body

(R-8)

Dimensions shown in millimeters and (inches)



CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

COMPLIANT TO JEDEC STANDARDS MS-012AA

REV. A -9-

Revision History

Location	Pag	e
08/02—Data Sheet changed from REV. 0 to REV. A.		
Updated OUTLINE DIMENSIONS	'	9