

# RM3183 Dual ARINC 429 Line Receiver

#### **Features**

- · Converts ARINC levels to serial data
- · Adjustable noise filters
- · TTL and CMOS compatible outputs
- Built-in test inputs
- Input protection circuitry
- Mil-Std-883B screening available
- 20-pin DIP and LCC packages available
- · Dice with Mil visual screening available

## **Description**

The RM3183 is a dual line receiver designed to meet all requirements of the ARINC 429 interface specification. It contains two independent receiver channels which accept differential input signals and converts them to serial TTL data.

Input overvoltage protection is provided by special circuitry including dielectrically-isolated thin-film resistors and


clamping diodes. Self-test logic inputs are provided for internal system tests. These inputs force the outputs to either a high, a low, or a null state for off-line system tests.

Input noise filtering is accomplished with external capacitors. Two are required for each channel and can be adjusted for best noise immunity at a specific data rate.

Three power supplies are needed plus ground. The input thresholds depend only on the logic supply, so a wide range of dual supplies can be accommodated.

The Fairchild RM3183 line receiver is the companion chip to the RM3182 line driver. Together they provide all the analog functions needed for the ARINC 429 interface. Digital data processing involving serial-to-parallel conversion and clock recovery can be accomplished using one of the ARINC interface ICs available or by discrete or gate array implementations.

## **Block Diagram**



Rev. 1.0.0

## **Functional Description**


The RM3183 contains two discrete ARINC 429 receiver channels. Each channel contains three main sections: a resistor-diode input network, a window comparator, and a logic output buffer stage. The first stage provides overvoltage protection and biases the signal using voltage dividers and current sources which are internally connected to the +VL logic supply. This configuration provides excellent input common mode rejection and a stable reference voltage for the window comparators. Because the threshold for switching is determined by this circuitry, ±5% tolerance is recommended for the +VL supply. The test inputs will set the outputs to a predetermined state for built-in test capability.


The ARINC inputs must be forced to 0V when using the test inputs. If the test inputs are not used, they should be grounded.

The window comparator stage generates two serial data streams, one having logic 1 states corresponding to ARINC "High" states (OUTA), and the other having logic 1 states corresponding to ARINC "Low" states (OUTB). An ARINC "Null" state at the inputs forces both outputs to logic 0. Thus, the ARINC clock signal is recovered by applying a NOR function to OUTA and OUTB.

The output stage generates a TTL compatible logic output capable of driving several gate inputs.

## **Pin Assignments**





# **Absolute Maximum Ratings**

Parameter	Min.	Max.	Units	
Supply Voltage	+Vs		+20	VDC
	-Vs		-20	VDC
	+VL		+7	VDC
Operating Temperature Range		-55	+125	°C
Storage Temperature Range		-65	+150	°C
Input Voltage Range			±50	V
Output Short Circuit Duration		Not protected		
Internal Power Dissipation			900	m <b>W</b>
Lead Soldering Temperature (60 seconds)		+300	°C	

# Thermal Characteristics (Still air, soldered into PC board)

	Ceramic DIP	LCC
Maximum Junction Temperature	+175°C	+175°C
Maximum PD TA < 50°C	1042 mW	925 mW
Thermal Resistance, θJC	60°C/W	37°C/W
Thermal Resistance, θJC	120°C/W	105°C/W

## **DC Electrical Characteristics**

TA = -55°C to +125°C,  $\pm$ 12V  $\leq$  VS  $\pm$ 15V, VL = +5V, unless otherwise noted

Symbol	Parameter	Condi	tlons	Min.	Тур.	Max.	Units
VIH	V(A)-V(B)	OUTA = 1		6.5	10	13	٧
VIL	V(A)-V(B)	OUTB = 1		-6.5	-10	-13	٧
VIN	V(A)-V(B)	OUTA and OI	JTB = 0	-2.5	0	+2.5	V
V <sub>I</sub> C <sup>(2)</sup>	V(A) and V(B)-GND	Maximum cor frequency = 8			±5		٧
Rı	Input resistance, Input A to Input B			30	50		kΩ
RH	Input resistance, Input A to Gnd			19	25		kΩ
Rg	Input resistance, B to Gnd			19	25		kΩ
CI <sup>(1, 2)</sup>	Input capacitance, A to B	Filter caps dis	connected		3	10	pF
CH <sup>(1, 2)</sup>	Input capacitance, A to Gnd	Filter caps dis	connected		3	10	pF
CG <sup>(1, 2)</sup>	Input capacitance, B to Gnd	Filter caps dis	connected		3	10	рF
Test Inpu	uts (TESTA, TESTB)						
ViH	Logic 1 input voltage			2.7			V
VIL	Logic 0 input voltage		V(A) = 0V			0.0	V
Iн	Logic 1 input current	V <sub>IH</sub> = 2.7V	V(B) = 0V		5	15	μΑ
IIL	Logic 0 input current	VIL = 0.0V	1		0.5	1.0	μА
Outputs		•					
Voн	IOH = 100 μA	T <sub>A</sub> = 25°C		4.0	4.3		V
	IOH = 2.8 mA	Full temperati	ure range	3.5	4.0		V
VoL	I <sub>OL</sub> = 100 μA	T <sub>A</sub> = 25°C			0.02	0.08	V
	IOL = 2.0 mA	Full temperature range			0.3	0.8	V
Tr	Rise Time	C <sub>L</sub> = 50 pF, T <sub>A</sub> = 25°C			40	70	ns
Tf	Fall Time	C <sub>L</sub> = 50 pF, T <sub>A</sub> = 25°C			30	70	ns
TPLH	Propagation delay Output low to high	C <sub>L</sub> = 50 pF, f <sub>O</sub> = 400 kHz Filter caps = 39 pF			800		ns
TPHL	Output high to low	T <sub>A</sub> = 25°C			320		ns

# DC Electrical Characteristics (continued)

TA = -55°C to +125°C,  $\pm$ 12V  $\leq$  VS  $\pm$ 15V, VL = +5V, unless otherwise noted

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
Supply C	urrent					
lcc	Test inputs = 0V	±VS = 15V, TA = 15°C		3.7	7.0	mA
(+Vs)		±Vs = 12V, TA = 15°C		3.0	6.0	mA
IEE	Test inputs = 0V	±Vs = 15V, TA = 15°C		8.7	15.0	mA
(-Vs)		±VS = 12V, TA = 15°C		7.4	14.0	mA
IDD	Test inputs = 0V	±VS = 15V, TA = 15°C		9.0	20.0	mA
(+VL)		±Vs = 12V, TA = 15°C		8.6	18.0	mA

#### Notes:

- 1. With noise filter capacitors disconnected.
- 2. Guaranteed by design.

## **Truth Table**

ARINC Inputs	Test I	nputs	Outputs	
V(A) - V(B)	TESTA	TESTB	OUTA	OUTB
Null	0	0	0	0
Low	0	0	0	1
High	0	0	1	0
V(A) = 0V, V(B) = 0V	0	1	0	1
V(A) = 0V, V(B) = 0V	1	0	1	0
V(A) = 0V, V(B) = 0V	1	1	0	0

# **Typical Performance Characteristics**




Figure 1. Propagation Delay vs. Temperature C<sub>L</sub> = 50 pF, C<sub>FILTER</sub> = 39 pF




Figure 2. Supply Current vs. Temperature




Figure 3. Output Voltage Low vs. Output Current




Figure 4. Output Voltage High vs. Output Current




Figure 5. TR and TF vs. Temperature




Figure 6. Propagation Delay vs. Filter Capacitance  $T_A = 25^{\circ}C$ 

### **AC Test Waveforms**





Figure 7. Propagation Delay

Figure 8. Rise/Fall Times

65-3183-11

## **Test Circuit**



#### Notes:

- 1.  $V_{IN} = 400 \text{ kHz}$  square wave, -3.5V to +3.5V.
- 2. Set  $V_{REF} = +3.5 \text{ V}$  to test  $V_{OUT1}$  and  $V_{OUT3}$ . Set  $V_{REF} = -3.5 \text{ V}$  to test  $V_{OUT2}$  and  $V_{OUT4}$ .

3. 50 pF load capacitance includes probe and wiring capacitance.

Figure 9. AC Test Schematic Diagram

# **Applications Information**

The standard connections for the RM3183 are shown in Figure 1. Dual supplies from ±12 to ±15 VDC are recommended for the ±VS supplies. Decoupling of all supplies should be done near the IC to avoid propagation of noise spikes due to switching transients. The ground connections should be sturdy and isolated from large switching currents to provide as quiet a ground reference as possible.

The noise filter capacitors are optional and are added to provide extra noise immunity by limiting the noise bandwidth of the input signal before it reaches the comparator. Two capacitors are required for each channel and they must all be the same value. The suggested capacitor value for a 100 KHz operation is 39 pF, which will give a noise bandwidth of approximately 800 KHz. For lower data rates, larger values of capacitance may be used to yield better noise performance. To get optimum performance, the following equation should be used to calculate capacitor value for a specific data rate:

$$C = \frac{3.95 \times 10^{-6}}{F_{O}}$$

F<sub>O</sub> = Data Rate (bits/sec)

The RM3183 can be used with Fairchild's RM3182 Line Driver to provide a complete analog ARINC 429 interface. A simple application which can be used for systems requiring a repeater-type circuit for long transmissions or test interfaces is given in Figure 2. More RM3182 drivers may be added to test multiple ARINC channels, as shown.

An all digital IC is available which forms a complete receiver system when combined with the RM3183. The Thomson EF4442 is a four channel ARINC 429 receiver IC which contains all the digital circuitry required to interface with an 8-bit processor. Each channel consists of a 32-bit register, an 8-bit status word comparator, and a 24-bit latch. A multiplexer and 8-bit data bus buffer form the interface to the system microprocessor. Figure 3 shows a typical ARINC application having both transmit and receive functions using four ICs: the EF4442, the RM3182 driver and two RM3183 dual receivers.

# **Applications**




Figure 9. ARINC Receiver Standard Connections




Figure 10. Repeater Circuit

# Applications (continued)




Figure 11. Four-Channel ARINC Receiver Circuit




Figure 12. Burn-In Circuit


#### **Mechanical Dimensions**


#### 20-Lead Ceramic DIP


Symbol	Inches		Millimeters		Notes	
Symbol	Min.	Max.	Min.	Max.	Notes	
Α		.200	_	5.08		
b1	.014	.023	.36	.58	8	
b2	.045	.065	1.14	1.65	2, 8	
c1	.008	.015	.20	.38	8	
D	-	1.060	_	25.92	4	
Е	.220	.310	5.59	7.87	4	
е	.100	BSC	2.54	BSC	5, 9	
eA	.300	BSC	7.62	BSC	7	
L	.125	.200	3.18	5.08		
Q	.015	.060	.38	1.52	3	
s1	.005	_	.13	_	6	
α	90°	105°	90°	105°		

#### Notes:

- Index area: a notch or a pin one identification mark shall be located adjacent to pin one. The manufacturer's identification shall not be used as pin one identification mark.
- 2. The minimum limit for dimension "b2" may be .023(.58mm) for leads number 1, 10, 11 and 20 only.
- 3. Dimension "Q" shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- The basic pin spacing is .100 (2.54mm) between centerlines. Each pin centerline shall be located within ±.010 (.25mm) of its exact longitudinal position relative to pins 1 and 20.
- 6. Applies to all four corner's (leads number 1, 10, 11, and 20).
- 7. "eA" shall be measured at the center of the lead bends or at the centerline of the leads when " $\alpha$ " is 90°.
- 8. All leads Increase maximum limit by .003(.08mm) measured at the center of the flat, when lead finish is applied.
- 9. Eighteen spaces.








### **Mechanical Dimensions** (continued)

#### 20-Terminal LCC

C	Inches		Millim	Millimeters	
Symbol	Min.	Max.	Min.	Max.	Notes
Α	.060	.100	1.52	2.54	3, 6
A1	.050	.088	1.27	2.24	3, 6
B1	.022	.028	.56	.71	2
B3	.006	.022	.15	.56	2, 5
D/E	.342	.358	8.69	9.09	
D1/E1	.200 BSC		5.08 BSC		
D2/E2	.100 BSC		2.54 BSC		
D3/E3		.358		9.09	
е	.050	BSC	1.27 BSC		
h	.040	REF	1.02	REF	4
j	.020	REF	.51	REF	4
L1	.045	.055	1.14	1.40	
L2	.075	.095	1.91	2.41	
L3	.003	.015	.08	.38	5
ND/NE	5		5		
N	2	0	2	0	

#### Notes:

- The index feature for terminal 1 identification, optical orientation or handling purposes, shall be within the shaded index areas shown on planes 1 and 2. Plane 1, terminal 1 identification may be an extension of the length of the metallized terminal which shall not be wider than the B1 dimension.
- Unless otherwise specified, a minimum clearance of .015 inch (0.38mm) shall be maintained between all metallized features (e.g., lid, castellations, terminals, thermal pads, etc.).
- Dimension "A" controls the overall package thickness. The maximum "A" dimension is the package height before being solder dipped.
- The corner shape (square, notch, radius, etc.) may vary at the manufacturer's option, from that shown on the drawing. The index corner shall be clearly unique.
- 5. Dimension "B3" minimum and "L3" minimum and the appropriately derived castellation length define an unobstructed three dimensional space traversing all of the ceramic layers in which a castellation was designed. Dimensions "B3" and "L3" maximum define the maximum width and depth of the castellation at any point on its surface. Measurement of these dimensions may be made prior to solder dripping.
- 6. Chip carriers shall be constructed of a minimum of two ceramic layers.



## **Ordering Information**

Part Number	Package	Operating Temperature Range
RM3183S	20 Lead Ceramic DIP	-55°C to +125°C
RM3183L	20 Terminal Leadless Chip Carrier	-55°C to +125°C

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

5/20/98 0.0m 001 Stock# DS30003183 © 1998 Fairchild Semiconductor Corporation