

General Description

The MAX15046 synchronous step-down controller operates from a 4.5V to 40V input voltage range and generates an adjustable output voltage from 85% of the input voltage down to 0.6V, supporting loads up to 25A. The device allows monotonic startup into a prebiased bus without discharging the output and features adaptive internal digital soft-start.

The MAX15046 offers the ability to adjust the switching frequency from 100kHz to 1MHz with an external resistor. The MAX15046's adaptive synchronous rectification eliminates the need for an external freewheeling Schottky diode. The device also utilizes the external low-side MOSFET's on-resistance as a current-sense element, eliminating the need for a current-sense resistor. This protects the DC-DC components from damage during output overloaded conditions or output shortcircuit faults without requiring a current-sense resistor. Hiccup-mode current limit reduces power dissipation during short-circuit conditions. The MAX15046 includes a power-good output and an enable input with precise turn-on/turn-off threshold, which can be used for input supply monitoring and for power sequencing.

Additional protection features include sink-mode current limit, and thermal shutdown. Sink-mode current limit prevents reverse inductor current from reaching dangerous levels when the device is sinking current from the output.

The MAX15046 is available in a 16-pin QSOP or 16-pin QSOP-EP package and operates over the -40°C to +125°C temperature range.

Pin Configurations appear at end of data sheet.

Features

- Input Voltage Ranges from 4.5V to 40V or 5V ±10%
- ◆ Adjustable Outputs from 0.85 x V_{IN} Down to 0.6V
- ◆ Adjustable Switching Frequency (100kHz to 1MHz) with ±10% (1MHz) Accuracy
- **Adaptive Internal Digital Soft-Start**
- **Up to 25A Output Capability**
- Cycle-by-Cycle Valley-Mode Current Limit with Adjustable, Temperature-Compensated Threshold (30mV to 300mV)
- ♦ Monotonic Startup into Prebiased Output
- ±1% Accurate Voltage Reference
- 3A-Peak Gate Drivers
- **Hiccup-Mode Short-Circuit Protection (Patent-**Pending Architecture)
- **Overtemperature Shutdown**
- Power-Good (PGOOD) Output and Enable Input (EN) with ±5% Accurate Threshold
- ◆ Thermally Enhanced 16-Pin QSOP Package

Applications

Industrial Power Supplies (PLC, Industrial Computers, Fieldbus Components, Fieldbus Couplers)

Telecom Power Supplies


Base Stations

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX15046AAEE+	-40°C to +125°C	16 QSOP
MAX15046BAEE+	-40°C to +125°C	16 QSOP-EP*

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

Typical Operating Circuit



MIXIM

^{*}EP = Exposed pad.

ABSOLUTE MAXIMUM RATINGS

IN to GND	0.3V to +45V
VCC to GND0.	3V to lower of (VIN + 0.6V) and 6V
EN, DRV to GND	0.3V to +6V
PGOOD to GND	0.3V to +45V
PGND to GND	0.3V to +0.3V
DL to PGND	0.3V to (V _{DRV} + 0.3V)
BST to PGND	0.3V to +50V
LX and CSP to PGND	1V to +45V
LX and CSP to PGND	2V (50ns max) to +45V
BST to LX	0.3V to +6V
CSP to LX	0.3V to +0.3V
DH to LX	0.3V to (V _{BST} + 0.3V)
All Other Pins to GND	0.3V to (VCC + 0.3V)
VCC Short Circuit to GND	Continuous
	ent20mA

Continuous Power Dissipation (TA = +70°C):	
16-Pin QSOP (derate 9.6mW/°C above +70°C)	771.5mW
16-Pin QSOP-EP (derate 22.7mW/°C above +70°C)	1818.2mW
Junction-to-Case Thermal Resistance (θJC) (Note 1)	
16-Pin QSOP	37°C/W
16-Pin QSOP-EP	6°C/W
Junction-to-Ambient Thermal Resistance (θJA) (Note	: 1)
16-Pin QSOP	103.7°C/W
16-Pin QSOP-EP	44°C/W
Operating Temperature Range40°C	to +125°C
Junction Temperature	+150°C
Storage Temperature Range65°C	to +150°C
Lead Temperature (soldering, 10s)	

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to http://www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(VIN = 24V, VEN = 5V, VGND = VPGND = 0V, CIN = 1\mu F, CVCC = 4.7\mu F, RRT = 49.9k\Omega, TA = TJ = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at TA = $+25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	DL CONDITIONS		TYP	MAX	UNITS
SYSTEM SPECIFICATIONS						
Input Voltage Dange	\/\\		4.5		40	V
Input-Voltage Range	VIN	$V_{IN} = V_{CC} = V_{DRV}$	4.5		5.5	V
Quiescent Supply Current	I _{IN_Q}	$V_{IN} = 24V$, $V_{FB} = 0.9V$, no switching		2	3	mA
Shutdown Supply Current	I _{IN_SBY}	VIN = 24V, VEN = 0V, IVCC = 0, PGOOD = unconnected		0.35	0.55	mA
V _{CC} REGULATOR						
Output Voltage	Vvcc	$6V \le VIN \le 40V$, $ILOAD = 6mA$	5	5.25	5.5	V
VCC Regulator Dropout		V _{IN} = 4.5V, I _{LOAD} = 25mA		0.18	0.45	V
VCC Short-Circuit Output Current		VIN = 5V	30	55	90	mA
VCC Undervoltage Lockout	Vccuvlo	V _{VCC} rising 3.8		4	4.2	V
VCC Undervoltage Lockout Hysteresis			400			mV
ERROR AMPLIFIER (FB, COMP)						
FB Input-Voltage Set Point	VFB		584	590	596	mV
FB Input Bias Current	I _{FB}	V _{FB} = 0.6V	-250		+250	nA
FB to COMP Transconductance	дМ	$ICOMP = \pm 20\mu A$	600	1200	1800	μS
Open-Loop Gain				80		dB
Unity-Gain Bandwidth		Capacitor from COMP to GND = 47pF		5		MHz

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN}=24V, V_{EN}=5V, V_{GND}=V_{PGND}=0V, C_{IN}=1\mu F, C_{VCC}=4.7\mu F, R_{RT}=49.9k\Omega, T_{A}=T_{J}=-40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
VCOMP-RAMP Minimum Voltage					200		mV
COMP Source/Sink Current	ICOMP	VCOMP = 1.4V		50	80	110	μΑ
ENABLE (EN)				•			
EN Input High	V _{EN_} H	V _{EN} rising		1.14	1.20	1.26	V
EN Input Low	VEN_L	VEN falling			1.05		V
EN Input Leakage Current	I _{EN}	V _{EN} = 5.5V		-1		+1	μΑ
OSCILLATOR				•			
Switching Frequency (100kHz)	fsw	$R_{RT} = 150k\Omega$		80	100	120	kHz
Switching Frequency (300kHz)	fsw	$R_{RT} = 49.9 k\Omega$		270	300	330	kHz
Switching Frequency (1MHz)	fsw	$R_{RT} = 14.3k\Omega$		0.9	1	1.1	MHz
Switching Frequency Adjustment Range		(Note 3)		100		1000	kHz
RT Voltage	V _{RT}	$R_{RT} = 49.9k\Omega$		1.15	1.2	1.25	V
PWM MODULATOR		1		1			
PWM Ramp Peak-to-Peak Amplitude	VRAMP				1.5		V
PWM Ramp Valley	VVALLEY				1.5		V
Minimum Controllable On-Time					70	125	ns
Maximum Duty Cycle		$f_{SW} = 300 \text{kHz} (R_{RT} = 49.9 \text{k}\Omega)$		85	87.5		%
Minimum Low-Side On-Time		$f_{SW} = 1MHz (R_{RT} = 49.9k\Omega)$			110		ns
OUTPUT DRIVERS/DRIVERS SUI	PPLY (V _{DRV})	,		1			
Undervoltage Lockout	V _{DRV_UVLO}	V _{DRV} rising		4.0	4.2	4.4	V
DRV Undervoltage Lockout Hysteresis		5			400		mV
		Low, sinking 100mA, VBST - VLX = 5V			1	3	
DH On-Resistance		High, sourcing 100mA, VBST - VLX = 5V			1.5	4	
DL On-Resistance VDRV		Low, sinking 100mA, VDRV = VCC = 5.25V			1	3	Ω
			High, sourcing 100mA, VDRV = VCC = 5.25V		1.5	4	
DU De els Coment		Sir V _B			3		
DH Peak Current CLC		CLOAD = 10nF	Sourcing, VBST - VLX = 5V		2		A

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN}=24V, V_{EN}=5V, V_{GND}=V_{PGND}=0V, C_{IN}=1\mu F, C_{VCC}=4.7\mu F, R_{RT}=49.9k\Omega, T_A=T_J=-40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $T_A=+25^{\circ}C$.) (Note 2)


PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
DL Peak Current		Sinking, V _{DRV} = V _{CC} = 5.25V		3		A		
DET ear current		CLOAD = 10111	Sourcing, V _{DRV} = V _{CC} = 5.25V		2			
DH, DL Break-Before-Make Time					10		ns	
(Dead Time)					10		113	
SOFT-START		,						
Soft-Start Duration					2048		Switching Cycles	
Reference Voltage Steps					64		Steps	
CURRENT LIMIT/HICCUP								
Cycle-by-Cycle Valley Current- Limit Threshold Adjustment		VCSP - VPGND, valley limit =	V _{LIM} = 0.3V		30		mV	
Range		V _{LIM} /10	V _{LIM} = 3V		300			
LIM Reference Current	ILIM	$V_{LIM} = 0.3V \text{ to } 3$	V, T _A = +25°C	45	50	55	μΑ	
LIM Reference Current Temperature Coefficient					2300		ppm/°C	
CSP Input Bias Current		V _{CSP} = 40V		-1		+1	μΑ	
Number of Consecutive Current- Limit Events to Hiccup					7		Events	
Hiccup Timeout					4096		Switching Cycles	
Peak Low-Side Sink Current-Limit Threshold		VCSP - VPGND, sink limit = VLIM/20, RILIM = $30k\Omega$, VLIM = $1.5V$, TA = $+25^{\circ}C$			75		mV	
POWER-GOOD (PGOOD)							'	
PGOOD Threshold		V _{FB} rising		90	94	97.5	%V _{FB}	
PGOOD Threshold Hysteresis		VFB falling			2.65		%VFB	
PGOOD Output Low Voltage	Vpgood_L	IPGOOD = 2mA, V _{EN} = 0V				0.4	V	
PGOOD Output Leakage Current	ILEAK_PGOOD	VPGOOD = 40V, VEN = 5V, VFB = 1V		-1		+1	μΑ	
THERMAL SHUTDOWN								
Thermal Shutdown Threshold		Temperature ris	ing		+150		°C	
Thermal Shutdown Hysteresis					20		°C	

Note 2: All devices are 100% tested at room temperature and guaranteed by design over the specified temperature range. Note 3: Select RRT as: $R_{RT} = \frac{17.3 \times 10^9}{f_{SW} + (1 \times 10^{-7})(f_{SW}^2)}$, where fsw is in Hertz.



Typical Operating Characteristics


 $(V_{IN} = 24V, T_A = +25^{\circ}C, unless otherwise noted.)$



/N/IXI/N


_Typical Operating Characteristics (continued)


 $(V_{IN} = 24V, T_A = +25^{\circ}C, unless otherwise noted.)$





Typical Operating Characteristics (continued)


 $(V_{IN} = 24V, T_A = +25^{\circ}C, unless otherwise noted.)$




















Pin Description

PIN	NAME	FUNCTION
		Regulator Input. Connect to the input rail of the buck converter. Bypass IN to PGND with a 100nF minimum ceramic capacitor. When operating in the 5V ±10% range, connect IN to VCC.
2 VCC		5.25V Linear Regulator Output. Bypass V _{CC} to PGND with a ceramic capacitor of at least 4.7μF when V _{CC} supplies MOSFET gate-driver current at DRV or 2.2μF when V _{CC} is not used to power DRV.
3	PGOOD	Open-Drain Power-Good Output. Pull up PGOOD to an external power supply or output with an external resistor.
4	EN	Active-High Enable Input. Pull EN to GND to disable the buck converter output. Connect to VCC for always-on operation. EN can be used for power sequencing and as a UVLO adjustment input.
5	LIM	Current-Limit Input. Connect a resistor from LIM to GND to program the current-limit threshold from 30mV (RLIM = $6k\Omega$) to 300mV (RLIM = $60k\Omega$).
6	COMP	Error-Amplifier Output. Connect compensation network from COMP to FB or from COMP to GND.
7 FB		Feedback Input (Inverting Input of Error Amplifier). Connect FB to a resistive divider between the buck converter output and GND to adjust the output voltage from 0.6V up to 0.85 x IN.
8 RT		Oscillator-Timing Resistor Input. Connect a resistor from RT to GND to set the oscillator frequency from 100kHz to 1MHz.
9 GND 10 PGND		Analog Ground. Connect PGND and AGND together at a single point.
		Power Ground. Use PGND as a return path for the low-side MOSFET gate driver.
11	DRV	Gate-Driver Supply Voltage. DRV is internally connected to the low-side driver supply. Bypass DRV to PGND with a 2.2µF minimum ceramic capacitor (see the <i>Typical Application Circuits</i>).
12	DL	Low-Side External MOSFET Gate-Driver Output. DL swings from DRV to PGND.
13 BST 14 LX		Boost Flying Capacitor Connection. Internally connected to the high-side driver supply. Connect a ceramic capacitor of at least 100nF between BST and LX and a diode between BST and DRV for the high-side MOSFET gate-driver supply.
		Inductor Connection. Also serves as a return terminal for the high-side MOSFET driver current. Connect LX to the switching side of the inductor.
15	DH	High-Side External MOSFET Gate-Driver Output. DH swings from BST to LX.
16	CSP	Current-Sense Positive Input. Connect to the drain of low-side MOSFET with Kelvin connection.
EP Exposed Pad. EP is internally connected to ground. Connect maximize thermal performance.		Exposed Pad. EP is internally connected to ground. Connect EP to a large copper ground plane to maximize thermal performance.

Functional Diagram



Detailed Description

The MAX15046 synchronous step-down controller operates from a 4.5V to 40V input-voltage range and generates an adjustable output voltage from 85% of the input-voltage down to 0.6V while supporting loads up to 25A. As long as the device supply voltage is within 5.0V to 5.5V, the input power bus (VIN) can be as low as 3.3V.

The MAX15046 offers adjustable switching frequency from 100kHz to 1MHz with an external resistor. The adjustable switching frequency provides design flexibility in selecting passive components. The MAX15046 adopts an adaptive synchronous rectification to eliminate external freewheeling Schottky diodes and improve efficiency. The device utilizes the on-resistance of the external low-side MOSFET as a current-sense element. The current-limit threshold voltage is resistor-adjustable from 30mV to 300mV and is temperature-compensated. so that the effects of the MOSFET RDS(ON) variation over temperature are reduced. This current-sensing scheme protects the external components from damage during output overloaded conditions or output shortcircuit faults without requiring a current-sense resistor. Hiccup-mode current limit reduces power dissipation during short-circuit conditions. The MAX15046 includes a power-good output and an enable input with precise turn-on/-off threshold to be used for monitoring and for power sequencing.

The MAX15046 features internal digital soft-start that allows prebias startup without discharging the output. The digital soft-start function employs sink current limiting to prevent the regulator from sinking excessive current when the prebias voltage exceeds the programmed steady-state regulation level. The digital soft-start feature prevents the synchronous rectifier MOSFET and the body diode of the high-side MOSFET from experiencing dangerous levels of current while the regulator is sinking current from the output. The MAX15046 shuts down at a +150°C junction temperature to prevent damage to the device.

DC-DC PWM Controller

The MAX15046 step-down controller uses a PWM voltage-mode control scheme (see the *Functional Diagram*). Control-loop compensation is external for providing maximum flexibility in choosing the operating frequency and output LC filter components. An internal transconductance error amplifier produces an integrated error voltage at COMP that helps to provide higher DC accuracy. The voltage at COMP sets the duty cycle using a PWM

comparator and a ramp generator. On the rising edge of an internal clock, the high-side n-channel MOSFET turns on and remains on until either the appropriate duty cycle or the maximum duty cycle is reached. During the on-time of the high-side MOSFET, the inductor current ramps up. During the second-half of the switching cycle, the high-side MOSFET turns off and the low-side n-channel MOSFET turns on. The inductor releases the stored energy as the inductor current ramps down, providing current to the output. Under overload conditions, when the inductor current exceeds the selected valley current-limit threshold (see the *Current-Limit Circuit (LIM)* section), the high-side MOSFET does not turn on at the subsequent clock rising edge and the low-side MOSFET remains on to let the inductor current ramp down.

Internal 5.25V Linear Regulator

An internal linear regulator (VCC) provides a 5.25V nominal supply to power the internal functions and to drive the low-side MOSFET. Connect IN and VCC together when using an external $5V \pm 10\%$ power supply. The maximum regulator input voltage (VIN) is 40V. Bypass IN to GND with a $1\mu F$ ceramic capacitor. Bypass the output of the linear regulator (VCC) with a $4.7\mu F$ ceramic capacitor to GND. The VCC dropout voltage is typically 180mV. When VIN is higher than 5.5V, VVCC is typically 5.25V. The MAX15046 also employs an undervoltage lockout circuit that disables the internal linear regulator when VVCC falls below 3.6V (typical). The 400mV UVLO hysteresis prevents chattering on power-up/power-down.

MOSFET Gate Drivers (DH, DL)

DH and DL are optimized for driving large-size n-channel power MOSFETs. Under normal operating conditions and after startup, the DL low-side drive waveform is always the complement of the DH high-side drive waveform, with controlled dead time to prevent crossconduction or "shoot-through." An adaptive dead-time circuit monitors the DH and DL outputs and prevents the opposite-side MOSFET from turning on until the MOSFET is fully off. Thus, the circuit allows the high-side driver to turn on only when the DL gate driver has turned off preventing the low side (DL) from turning on until the DH gate driver has turned off.

The adaptive driver dead time allows operation without shoot-through with a wide range of MOSFETs, minimizing delays and maintaining efficiency. There must be a low-resistance, low-inductance path from DL and DH to the MOSFET gates for the adaptive dead-time circuits

MIXIM

to function properly. The stray impedance in the gate discharge path can cause the sense circuitry to interpret the MOSFET gate as "off" while the VGS of the MOSFET is still high. To minimize stray impedance, use very short, wide traces.

Synchronous rectification reduces conduction losses in the rectifier by replacing the normal low-side Schottky catch diode with a low-resistance MOSFET switch. The MAX15046 features a robust internal pulldown transistor with a typical 1Ω RDS(ON) to drive DL low. This low on-resistance prevents DL from being pulled up during the fast rise time of the LX node, due to capacitive coupling from the drain to the gate of the low-side synchronous rectifier MOSFET.

High-Side Gate-Drive Supply (BST)

An external Schottky diode between BST and DH is required to boost the gate voltage above LX providing the necessary gate-to-source voltage to turn on the high-side MOSFET. The boost capacitor connected between BST and LX holds up the voltage across the floating gate driver during the high-side MOSFET on-time.

The charge lost in the boost capacitor for delivering the gate charge is replenished when the high-side MOSFET turns off and the LX node goes to ground. When LX is low, the external diode between VDRV and BST recharges the boost capacitor. See the *Boost Capacitor and Diode Selection* section in the *Applications Information* to choose the right boost capacitor and diode.

Enable Input (EN), Soft-Start, and Soft-Stop

Drive EN high to turn on the MAX15046. A soft-start sequence starts to increase (step-wise) the reference voltage of the error amplifier. The duration of the soft-start ramp is 2048 switching cycles and the resolution is 1/64th of the steady-state regulation voltage allowing a smooth increase of the output voltage. A logic-low on EN initiates a soft-stop sequence by stepping down the reference voltage of the error amplifier. After the soft-stop sequence is completed, the MOSFET drivers are both turned off. See Figure 1.

Connect EN to VCC for always-on operation. Owing to the accurate turn-on/-off thresholds, EN can be used as a UVLO adjustment input, and for power sequencing together with the PGOOD outputs.




Figure 1. Power On-Off Sequencing



When the valley current limit is reached during soft-start, the MAX15046 regulates to the output impedance times the limited inductor current and turns off after 4096 clock cycles. When starting up into a large capacitive load (for example), the inrush current will not exceed the current-limit value. If the soft-start is not completed before 4096 clock cycles, the device turns off. The device remains off for 8192 clock cycles before trying to soft-start again. This implementation allows the soft-start time to be automatically adapted to the time necessary to keep the inductor current below the limit while charging the output capacitor.

Power-Good Output (PGOOD)

The MAX15046 includes a power-good comparator to monitor the output voltage and detect the power-good threshold, fixed at 93% of the nominal FB voltage. The open-drain PGOOD output requires an external pullup resistor. PGOOD sinks up to 2mA of current while low.

PGOOD goes high (high-Z) when the regulator output increases above 93% of the designed nominal regulated voltage. PGOOD goes low when the regulator output voltage drops to below 90% of the nominal regulated voltage. PGOOD asserts low during the hiccup timeout period.

Startup into a Prebiased Output

When the MAX15046 starts into a prebiased output, DH and DL are off so that the converter does not sink current from the output. DH and DL do not start switching until the PWM comparator commands the first PWM pulse. The first PWM pulse occurs when the ramping reference voltage increases above the FB voltage.

When the output voltage is biased above the output set point, the controller tries to pull the output down to the set point once the internal soft-start is complete. This pulldown is controlled by the sink current limit, which is slowly increased to its normal value to minimize output undershoot.

Current-Limit Circuit (LIM)

The current-limit circuit employs a 'valley' and sink current-sensing algorithm that uses the on-resistance of the low-side MOSFET as a current-sensing element, to eliminate costly sense resistors. The current-limit circuit is also temperature compensated to track the on-resistance variation of the MOSFET overtemperature. The current limit is adjustable with an external resistor at LIM and accommodates MOSFETs with a wide range of on-resistance characteristics (see the *Setting the Valley Current Limit* section). The adjustment range is from 0.3V

to 3V for the valley current limit, corresponding to resistor values of $6k\Omega$ to $60k\Omega$. The valley current-limit threshold across the low-side MOSFET is precisely 1/10th of the voltage at LIM, while the sink current-limit threshold is 1/20th of the voltage at LIM.

Valley current limit acts when the inductor current flows towards the load, and CSP is more negative than PGND during the low-side MOSFET on-time. If the magnitude of the current-sense signal exceeds the valley current-limit threshold at the end of the low-side MOSFET on-time, the MAX15046 does not initiate a new PWM cycle and lets the inductor current decay in the next cycle. The controller also 'rolls back' the internal reference voltage so that the controller finds a regulation point determined by the current-limit value and the resistance of the short. In this manner, the controller acts as a constant current source. This method greatly reduces inductor ripple current during the short event, which reduces inductor sizing restrictions and reduces the possibility for audible noise. After 4096 clock cycles, the device goes into hiccup mode. Once the short is removed, the internal reference voltage soft-starts back up to the normal reference voltage and regulation continues.

Sink current limit is implemented by monitoring the voltage drop across the low-side MOSFET when CSP is more positive than PGND. When the voltage drop across the low-side MOSFET exceeds 1/20th of the voltage at LIM at any time during the low-side MOSFET on-time, the low-side MOSFET turns off and the inductor current flows from the output through the body diode of the high-side MOSFET. When the sink current limit activates, the DH/DL switching sequence is no longer complementary and both MOSFETs are turned off.

Carefully observe the PCB layout guidelines to ensure that noise and DC errors do not corrupt the current-sense signals at CSP and PGND. Mount the MAX15046 close to the low-side MOSFET with short, direct traces making a Kelvin-sense connection so that trace resistance does not add to RDS(ON) of the low-side MOSFET.

Hiccup Mode Overcurrent Protection

Hiccup mode overcurrent protection reduces power dissipation during prolonged short-circuit or severe overload conditions. An internal 3-bit counter counts up on each switching cycle when the valley current-limit threshold is reached. The counter counts down on each switching cycle when the threshold is not reached, and stops at zero (000). When the current-limit condition persists and the counter reaches 111 (= 7 events), the

MIXIM

MAX15046 stops both DL and DH drivers and waits for 4096 switching cycles (hiccup timeout delay) before attempting a new soft-start sequence. The hiccup-mode protection remains active during the soft-start time.

Undervoltage Lockout

The MAX15046 provides an internal undervoltage lock-out (UVLO) circuit to monitor the voltage on V_{CC}. The UVLO circuit prevents the MAX15046 from operating when V_{CC} is lower than VUVLO. The UVLO threshold is 4V, with 400mV hysteresis to prevent chattering on the rising/falling edge of the supply voltage. DL and DH stay low to inhibit switching when the device is in undervoltage lockout.

Thermal-Overload Protection

Thermal-overload protection limits total power dissipation in the MAX15046. When the junction temperature of the device exceeds +150°C, an on-chip thermal sensor shuts down the device, forcing DL and DH low, which allows the device to cool. The thermal sensor turns the device on again after the junction temperature cools by 20°C. The regulator shuts down and soft-start resets during thermal shutdown. Power dissipation in the LDO regulator and excessive driving losses at DH/DL trigger thermal-overload protection. Carefully evaluate the total power dissipation (see the *Power Dissipation* section) to avoid unwanted triggering of the thermal-overload protection in normal operation.

Applications Information

Effective Input-Voltage Range

The MAX15046 operates from 4.5V to 40V input supplies and regulates output down to 0.6V. The minimum voltage conversion ratio (VOUT/VIN) is limited by the minimum controllable on-time. For proper fixed-frequency PWM operation, the voltage conversion ratio must obey the following condition:

$$\frac{V_{OUT}}{V_{IN}} > t_{ON(MIN)} \times f_{SW}$$

where ton(MIN) is 125ns and fsw is the switching frequency in Hertz. Pulse skipping occurs to decrease the effective duty cycle when the desired voltage conversion does not meet the above condition. Decrease the switching frequency or lower the input voltage VIN to avoid pulse skipping.

The maximum voltage conversion ratio is limited by the maximum duty cycle (D_{max}):

$$\frac{V_{OUT}}{V_{IN}} < D_{max} - \frac{D_{max} \times V_{DROP2} + (1 - D_{max}) \times V_{DROP1}}{V_{IN}}$$

where VDROP1 is the sum of the parasitic voltage drops in the inductor discharge path, including synchronous rectifier, inductor, and PCB resistance. VDROP2 is the sum of the resistance in the charging path, including high-side switch, inductor, and PCB resistance. In practice, provide adequate margin to the above conditions for good load-transient response.

Setting the Output Voltage

Set the MAX15046 output voltage by connecting a resistive divider from the output to FB to GND (Figure 2). Select R2 from between $4k\Omega$ and $16k\Omega$. Calculate R1 with the following equation:

$$R_1 = R_2 \left[\left(\frac{V_{OUT}}{V_{FB}} \right) - 1 \right]$$

where $V_{FB} = 0.59V$ (see the *Electrical Characteristics* table) and V_{OUT} can range from 0.6V to (0.85 x V_{IN}).

Resistor R₁ also plays a role in the design of the Type III compensation network. Review the values of R₁ and R₂ when using a Type III compensation network (see the Type III Compensation Network (Figure 4) section).




Figure 2. Adjustable Output Voltage

Setting the Switching Frequency

An external resistor connecting RT to GND sets the switching frequency (fsw). The relationship between fsw and RRT is:

$$R_{RT} = \frac{17.3 \times 10^9}{f_{SW} + (1 \times 10^{-7}) \times (f_{SW}^2)}$$

where fsw is in kHz and RRT is in k Ω . For example, a 300kHz switching frequency is set with RRT = 49.9k Ω . Higher frequencies allow designs with lower inductor values and less output capacitance. Peak currents and I²R losses are lower at higher switching frequencies, but core losses, gate-charge currents, and switching losses increase.

Inductor Selection

Three key inductor parameters must be specified for operation with the MAX15046: inductance value (L), inductor saturation current (ISAT), and DC resistance (RDC). To determine the inductance, select the ratio of inductor peak-to-peak AC current to DC average current (LIR) first. For LIR values that are too high, the RMS currents are high, and therefore I²R losses are high. Use high-valued inductors to achieve low LIR values. Typically, inductor resistance is proportional to inductance for a given package type, which again makes I²R losses high for very low LIR values. A good compromise between size and loss is a 30% peak-to-peak ripple current to average-current ratio (LIR = 0.3). The switching frequency, input voltage, output voltage, and selected LIR determine the inductor value as follows:

$$L = \frac{V_{OUT}(V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times I_{OUT} \times LIR}$$

where V_{IN}, V_{OUT}, and I_{OUT} are typical values. The switching frequency is set by RT (see *Setting the Switching Frequency* section). The exact inductor value is not critical and can be adjusted to make trade-offs among size, cost, and efficiency. Lower inductor values minimize size and cost, but also improve transient response and reduce efficiency due to higher peak currents. On the other hand, higher inductance increases efficiency by reducing the RMS current.

Find a low-loss inductor with the lowest possible DC resistance that fits in the allotted dimensions. The

saturation current rating (ISAT) must be high enough to ensure that saturation cannot occur below the maximum current-limit value (ICL(MAX)), given the tolerance of the on-resistance of the low-side MOSFET and of the LIM reference current (ILIM). Combining these conditions, select an inductor with a saturation current (ISAT) of:

$$I_{SAT} \ge 1.35 \times I_{CL(TYP)}$$

where ICL(TYP) is the typical current-limit set point. The factor 1.35 includes RDS(ON) variation of 25% and 10% for the LIM reference current error. A variety of inductors from different manufacturers are available to meet this requirement (for example, Vishay IHLP-4040DZ-1-5 and other inductors from the same series).

Setting the Valley Current Limit

The minimum current-limit threshold must be high enough to support the maximum expected load current with the worst-case low-side MOSFET on-resistance value as the RDS(ON) of the low-side MOSFET is used as the current-sense element. The inductor's valley current occurs at ILOAD(MAX) minus one half of the ripple current. The minimum value of the current-limit threshold voltage (VITH) must be higher than the voltage on the low-side MOSFET during the ripple-current valley,

$$V_{ITH} > R_{DS(ON,MAX)} \times I_{LOAD(MAX)} \times \left(1 - \frac{LIR}{2}\right)$$

where RDS(ON,MAX) in Ω is the maximum on-resistance of the low-side MOSFET at maximum load current ILOAD(MAX) and is calculated from the following equation:

$$R_{DS(ON,MAX)} = R_{DS(ON)} \times [1 + TC_{MOSFET} \times (T_{MAX} - T_{AMB})]$$

where RDS(ON) (in Ω is the on-resistance of the low-side MOSFET at ambient temperature TAMB (in degrees Celsius), TCMOSFET is the temperature coefficient of the low-side MOSFET in ppm/°C, and TMAX (in degrees Celsius) is the temperature at maximum load current ILOAD(MAX). Obtain the RDS(ON) and TCMOSFET from the MOSFET data sheet.

Connect an external resistor (R_{LIM}) from LIM to GND to adjust the current-limit threshold, which is temperature-compensated with a temperature coefficient of -2300ppm/°C. The relationship between the current-limit threshold (VITH) and R_{LIM} is:

$$R_{LIM} = \frac{10 \times V_{ITH}}{50 \times 10^{-6} \times \left[1 + 2300 \times (T_{MAX} - T_{AMB})\right]}$$

where RLIM is in $\Omega,$ VITH is in V, TMAX and TAMB are in $^{\circ}\text{C}.$

An R_{LIM} resistance range of $6k\Omega$ to $60k\Omega$ corresponds to a current-limit threshold of 30mV to 300mV. Use 1% tolerance resistors when adjusting the current limit to minimize error in the current-limit threshold.

Input Capacitor

The input filter capacitor reduces peak current drawn from the power source and reduces noise and voltage ripple on the input caused by the switching circuitry. The input capacitor must meet the ripple current requirement (IRMS) imposed by the switching currents as defined by the following equation:

$$I_{RMS} = I_{LOAD(MAX)} \frac{\sqrt{V_{OUT}(V_{IN} - V_{OUT})}}{V_{IN}}$$

IRMS attains a maximum value when the input voltage equals twice the output voltage (VIN = 2VOUT), so IRMS(MAX) = ILOAD(MAX)/2. For most applications, nontantalum capacitors (ceramic, aluminum, polymer, or OS-CON) are preferred at the inputs due to the robustness of nontantalum capacitors to accommodate high inrush currents of systems being powered from very low impedance sources. Additionally, two (or more) smaller-value low-ESR capacitors should be connected in parallel to reduce high-frequency noise.

Output Capacitor

The key selection parameters for the output capacitor are capacitance value, ESR, and voltage rating. These parameters affect the overall stability, output ripple voltage, and transient response. The output ripple has two components: variations in the charge stored in the output capacitor, and the voltage drop across the capacitor's ESR caused by the current flowing into and out of the capacitor:

$$\Delta V_{RIPPLE} = \Delta V_{ESR} + \Delta V_{Q}$$

The output-voltage ripple as a consequence of the ESR and the output capacitance is:

$$\begin{split} &\Delta V_{ESR} = I_{P-P} \times ESR \\ &\Delta V_{Q} = \frac{I_{P-P}}{8 \times C_{OUT} \times f_{SW}} \\ &I_{P-P} = \left(\frac{V_{IN} - V_{OUT}}{f_{SW} \times L}\right) \times \left(\frac{V_{OUT}}{V_{IN}}\right) \end{split}$$

where IP-P is the peak-to-peak inductor current ripple (see the *Inductor Selection* section). Use these equations for initial capacitor selection. Decide on the final values by testing a prototype or an evaluation circuit.

Check the output capacitor against load-transient response requirements. The allowable deviation of the output voltage during fast load transients determines the capacitor output capacitance, ESR, and equivalent series inductance (ESL). The output capacitor supplies the load current during a load step until the controller responds with a higher duty cycle. The response time (tresponse) depends on the closed-loop bandwidth of the converter (see the *Compensation Design* section). The resistive drop across the ESR of the output capacitor, the voltage drop across the ESL (Δ VESL) of the capacitor, and the capacitor discharge, cause a voltage drop during the load step.

Use a combination of low-ESR tantalum/aluminum electrolytic and ceramic capacitors for improved transient load and voltage ripple performance. Nonleaded capacitors and capacitors in parallel help reduce the ESL. Keep the maximum output-voltage deviation below the tolerable limits of the load. Use the following equations to calculate the required ESR, ESL, and capacitance value during a load step:

$$\begin{aligned} & \mathsf{ESR} = \frac{\Delta V_{\mathsf{ESR}}}{I_{\mathsf{STEP}}} \\ & \mathsf{C}_{\mathsf{OUT}} = \frac{I_{\mathsf{STEP}} \times t_{\mathsf{RESPONSE}}}{\Delta V_{\mathsf{Q}}} \\ & \mathsf{ESL} = \frac{\Delta V_{\mathsf{ESL}} \times t_{\mathsf{STEP}}}{I_{\mathsf{STEP}}} \\ & t_{\mathsf{RESPONSE}} \cong \frac{1}{3 \times f_{\mathsf{O}}} \end{aligned}$$

where ISTEP is the load step, tSTEP is the rise time of the load step, tRESPONSE is the response time of the controller, and fO is the closed-loop crossover frequency.

Compensation Design

The MAX15046 provides an internal transconductance amplifier with the inverting input and the output available for external frequency compensation. The flexibility of external compensation offers wide selection of output filtering components, especially the output capacitor. Use high-ESR aluminum electrolytic capacitors for cost-sensitive applications. Use low-ESR tantalum or ceramic capacitors at the output for size-sensitive applications. The high switching frequency of the MAX15046 allows the use of ceramic capacitors at the output. Choose all passive power components to meet the output ripple, component size, and component cost requirements. Choose the compensation components for the error amplifier to achieve the desired closed-loop bandwidth and phase margin.

To choose the appropriate compensation network type, the power-supply poles and zeros, the zero-crossover frequency, and the type of the output capacitor must be determined first.

In a buck converter, the LC filter in the output stage introduces a pair of complex poles at the following frequency:

$$f_{PO} = \frac{1}{2\pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$

The output capacitor introduces a zero at:

$$f_{ZO} = \frac{1}{2\pi \times ESR \times C_{OUT}}$$

where ESR is the equivalent series resistance of the output capacitor.

The loop-gain crossover frequency (fO), where the loop gain equals 1 (0dB) should be set below 1/10th of the switching frequency:

$$f_O \le \frac{f_{SW}}{10}$$

Choosing a lower crossover frequency reduces the effects of noise pickup into the feedback loop, such as jittery duty cycle.

To maintain a stable system, two stability criteria must be met:

1) The phase shift at the crossover frequency, f_O, must be less than 180°. In other words, the phase margin of the loop must be greater than zero.

2) The gain at the frequency where the phase shift is -180° (gain margin) must be less than 1.

Maintain a phase margin of around 60° to achieve a robust loop stability and well-behaved transient response.

When using an electrolytic or large-ESR tantalum output capacitor, the capacitor ESR zero f_{ZO} typically occurs between the LC poles and the crossover frequency f_{ZO} (f_{ZO} < f_{ZO}). Choose the Type II (PI-Proportional, Integral) compensation network.

When using a ceramic or low-ESR tantalum output capacitor, the capacitor ESR zero typically occurs above the desired crossover frequency f0, that is fp0 < f0 < fz0. Choose the Type III (PID- Proportional, Integral, and Derivative) compensation network.

Type II Compensation Network (Figure 3)

If fZO is lower than fO and close to fPO, the phase lead of the capacitor ESR zero almost cancels the phase loss of one of the complex poles of the LC filter around the crossover frequency. Use a Type II compensation network with a midband zero and a high-frequency pole to stabilize the loop. In Figure 3, RF and CF introduce a midband zero (fZ1). RF and CCF in the Type II compensation network provide a high-frequency pole (fP1), which mitigates the effects of the output high-frequency ripple.

Use the following steps to calculate the component values for Type II compensation network as shown in Figure 3:

 Calculate the gain of the modulator (GAINMOD), comprised of the regulator's pulse-width modulator, LC filter, feedback divider, and associated circuitry at crossover frequency:

$$GAIN_{MOD} = \frac{V_{IN}}{V_{RAMP}} \times \frac{ESR}{(2\pi \times f_{O} \times L_{OUT})} \times \frac{V_{FB}}{V_{OUT}}$$

where VIN is the input voltage of the regulator, VRAMP is the amplitude of the ramp in the pulse-width modulator, VFB is the FB input voltage set point (0.6V typically, see the *Electrical Characteristics* table), and VOUT is the desired output voltage.

The gain of the error amplifier (GAINEA) in midband frequencies is:

$$GAINEA = gM \times RF$$

where gM is the transconductance of the error amplifier.

The total loop gain, which is the product of the modulator gain and the error-amplifier gain at fo, is:

1) $GAIN_{MOD} \times GAIN_{EA} = 1$

So:

$$\frac{V_{IN}}{V_{OSC}} \times \frac{ESR}{(2\pi \times f_O \times L_{OUT})} \times \frac{V_{FB}}{V_{OUT}} \times g_M \times R_F = 1$$

Solving for R_F:

$$R_F = \frac{V_{OSC} \times (2\pi \times f_O \times L_{OUT}) \times V_{OUT}}{V_{FB} \times V_{IN} \times g_M \times ESR}$$

2) Set a midband zero (fz₁) at 0.75 x fp₀ (to cancel one of the LC poles):

$$f_{Z1} = \frac{1}{2\pi \times R_F \times C_F} = 0.75 \times f_{PO}$$

Solving for CF:

$$C_F = \frac{1}{2\pi \times R_F \times f_{PO} \times 0.75}$$

3) Place a high-frequency pole at $fP_1 = 0.5 \times fSW$ (to attenuate the ripple at the switching frequency fSW) and calculate CCF using the following equation:

$$C_{CF} = \frac{1}{\pi \times R_F \times f_{SW} - \frac{1}{C_F}}$$




Figure 3. Type II Compensation Network

Type III Compensation Network (See Figure 4)

When using a low-ESR tantalum or ceramic type, the ESR-induced zero frequency is usually above the targeted zero crossover frequency (fo). Use Type III compensation. Type III compensation provides two zeros and three poles at the following frequencies:

$$f_{Z1} = \frac{1}{2\pi \times R_F \times C_F}$$

$$f_{Z2} = \frac{1}{2\pi \times C_I \times (R_1 + R_I)}$$

Two midband zeros (fz₁ and fz₂) cancel the pair of complex poles introduced by the LC filter:

$$f_{P1} = 0$$

fP1 introduces a pole at zero frequency (integrator) for nulling DC output-voltage errors:

$$f_{P2} = \frac{1}{2\pi \times R_I \times C_I}$$

Depending on the location of the ESR zero (fzo), use fp2 to cancel fzo, or to provide additional attenuation of the high-frequency output ripple:

$$f_{P3} = \frac{1}{2\pi \times R_F \times \frac{C_F \times C_{CF}}{C_F + C_{CF}}}$$

fp3 attenuates the high-frequency output ripple.

Place the zeros and poles such that the phase margin peaks around fo.

Ensure that $R_F >> 2/g_M$ and the parallel resistance of R_1 , R_2 , and R_1 is greater than $1/g_M$. Otherwise, a 180° phase shift is introduced to the response making the loop unstable.

Use the following compensation procedures:

1) With RF >> $10k\Omega$, place the first zero (fZ1) at 0.8 x fPO:

$$f_{Z1} = \frac{1}{2\pi \times R_F \times C_F} = 0.8 \times f_{PO}$$

So:

$$C_{F} = \frac{1}{2\pi \times R_{F} \times 0.8 \times f_{PO}}$$

2) The gain of the modulator (GAINMOD), comprised of the pulse-width modulator, LC filter, feedback divider, and associated circuitry at crossover frequency is:

$$GAIN_{MOD} = \frac{V_{IN}}{V_{RAMP}} \times \frac{1}{(2\pi \times f_O)^2 \times L_{OUT} \times C_{OUT}}$$

The gain of the error amplifier (GAINEA) in midband frequencies is:

$$GAIN_{EA} = 2\pi \times f_O \times C_I \times R_F$$

The total loop gain as the product of the modulator gain and the error amplifier gain at fo is 1.

$$GAIN_{MOD} \times GAIN_{FA} = 1$$

So:

$$\frac{V_{IN}}{V_{RAMP}} \times \frac{1}{(2\pi \times f_O)^2 \times C_{OUT} \times L_{OUT}} \times 2\pi \times f_O \times C_I \times R_F = 1$$
Solving for C_I :

$$C_{I} = \frac{V_{RAMP} \times \left(2\pi \times f_{O} \times L_{OUT} \times C_{OUT}\right)}{V_{IN} \times R_{F}}$$

3) Use the second pole (fp2) to cancel fz0 when fp0 < f0 < fz0 < fsW/2. The frequency response of the loop gain does not flatten out soon after the 0dB crossover, and maintains -20dB/decade slope up to 1/2 of the switching frequency. This is likely to occur if the output capacitor is low-ESR tantalum. Set fp2 = fz0.

When using a ceramic capacitor, the capacitor ESR zero (f_{ZO}) is likely to be located even above one half of the switching frequency, $f_{PO} < f_{O} < f_{SW/2} < f_{ZO}$. In this case, place the frequency of the second pole (f_{P2}) high enough in order not to significantly erode the phase margin at the crossover frequency. For example, set f_{P2} at 5 x f_{O} so that the contribution to phase loss at the crossover frequency f_{O} is only about 11° :

$$fP2 = 5 \times fO$$

Once fp2 is known, calculate RI:

$$R_{I} = \frac{1}{2\pi \times f_{P2} \times C_{I}}$$

4) Place the second zero (f_{Z2}) at 0.2 x f_{Q} or at f_{PQ} , whichever is lower and calculate R_1 using the following equation:

$$R_1 = \frac{1}{2\pi \times f_{Z2} \times C_I} - R_I$$

5) Place the third pole (fp3) at one half the switching frequency and calculate CCF:

$$C_{CF} = \frac{C_F}{(2\pi \times 0.5 \times f_{SW} \times R_F \times C_F) - 1}$$

6) Calculate R2 as:

$$R_2 = \frac{V_{FB}}{V_{OUT} - V_{FB}} \times R_1$$

MOSFET Selection

The MAX15046 step-down controller drives two external logic-level n-channel MOSFETs. The key selection parameters to choose these MOSFETs include:

- On-resistance (RDS(ON))
- Maximum Drain-to-Source Voltage (VDS(MAX))
- Minimum Threshold Voltage (VTH(MIN))
- Total Gate Charge (QG)
- Reverse Transfer Capacitance (CRSS)
- Power Dissipation

The two n-channel MOSFETs must be a logic-level type with guaranteed on-resistance specifications at VGS = 4.5V. For maximum efficiency, choose a high-side MOSFET that has conduction losses equal to the switching losses at the typical input voltage. Ensure that the conduction losses at minimum input voltage do not exceed the MOSFET package thermal limits, or violate the overall thermal budget. Also ensure that the conduction losses plus switching losses at the maximum input voltage do not exceed package ratings or violate the




Figure 4. Type III Compensation Network

overall thermal budget. Ensure that the DL gate driver can drive the low-side MOSFET. In particular, check that the dv/dt caused by the high-side MOSFET turning on does not pull up the low-side MOSFET gate through the drain-to-gate capacitance of the low-side MOSFET, which is the most frequent cause of crossconduction problems.

Check power dissipation when using the internal linear regulator to power the gate drivers. Select MOSFETs with low gate charge so that VCC can power both drivers without overheating the device:

where QG_TOTAL is the sum of the gate charges of the two external MOSFETs.

Boost Capacitor and Diode Selection

The MAX15046 uses a bootstrap circuit to generate the necessary gate-to-source voltage to turn on the high-side MOSFET. The selected n-channel high-side MOSFET determines the appropriate boost capacitance value (CBST in the *Typical Application Circuits*) according to the following equation:

$$C_{BST} = \frac{QG}{\Delta V_{BST}}$$

where QG is the total gate charge of the high-side MOSFET and ΔV_{BST} is the voltage variation allowed on the high-side MOSFET driver after turn-on. Choose ΔV_{BST} such that the available gate-drive voltage is not significantly degraded (e.g. ΔV_{BST} = 100mV to 300mV) when determining C_{BST}.

Use a low-ESR ceramic capacitor as the boost capacitor with a minimum value of 100nF.

A small-signal diode can be used for the bootstrap circuit and must have a minimum voltage rating of V_{IN} + 3V to withstand the maximum BST voltage. The average forward current of the diode should meet the following requirement:

where QGATE is the gate charges of the low-side MOSFET.

Power Dissipation

The maximum power dissipation of the device depends on the thermal resistance from the die to the ambient environment and the ambient temperature. The thermal resistance depends on the device package, PCB copper area, other thermal mass, and airflow.

The power dissipated into the package (PT) depends on the supply configuration (see the *Typical Application Circuits*). Use the following equation to calculate power dissipation:

$$PT = VIN \times [QG_{TOTAL} \times fSW + IQ]$$

where IQ is the quiescent supply current at the switching frequency. See the IIN vs. Switching Frequency graph in the *Typical Operating Characteristics* for the IQ.

Use the following equation to estimate the temperature rise of the die:

$$TJ = TA + (PT \times \theta JA)$$

where θ_{JA} is the junction-to-ambient thermal impedance of the package, PT is power dissipated in the device, and TA is the ambient temperature. The θ_{JA} is 103.7°C/W for the 16-pin QSOP and 53°C/W for the 16-pin QSOP-EP package on multilayer boards, with the conditions specified by the respective JEDEC standards (JESD51-5, JESD51-7). An accurate estimation of the junction temperature requires a direct measurement of the case temperature (TC) when actual operating conditions significantly deviate from those described in the JEDEC standards. The junction temperature is then:

$$T_J = T_C + (P_T \times \theta_{JC})$$

Use 37°C/W as θ_{JC} thermal impedance for the 16-pin QSOP package and 6°C/W for the 16-pin QSOP-EP package. The case-to-ambient thermal impedance (θ_{CA}) is dependent on how well the heat is transferred from the PCB to the ambient. Use large copper areas to keep the PCB temperature low.

MAX15046

40V, High-Performance, Synchronous Buck Controller

PCB Lavout Guidelines

Careful PCB layout is critical to achieve clean and stable operation. The switching power stage requires particular attention. Follow these guidelines for good PCB layout:

- 1) Place decoupling capacitors as close as possible to the IC. Connect the power ground plane (connected to PGND) and signal ground plane (connected to GND) at one point near the device.
- Connect input and output capacitors to the power ground plane; connect all other capacitors to the signal ground plane.
- 3) Keep the high-current paths as short and wide as possible. Keep the path of switching current (C2 to IN and C2 to PGND) short. Avoid vias in the switching paths.
- 4) Connect CSP to the drain of the low-side FET using a Kelvin connection for accurate current-limit sensing.
- Ensure all feedback connections are short and direct.
 Place the feedback resistors as close as possible to the IC.
- 6) Route high-speed switching nodes (BST, LX, DH, and DL) away from sensitive analog areas (RT, FB, COMP, and LIM).

24V Supply, 3.3V Output Operation

Typical Application Circuit 1 in the *Typical Application Circuits* section shows an application circuit that operates out of 24V and outputs up to 10A at 3.3V. R5 sets the switching frequency to 350kHz.


Single 4.5V to 5.5V Supply Operation

Typical Application Circuit 2 in the *Typical Application Circuits* section shows an application circuit for a single +4.5V to +5.5V power-supply operation.


Auxiliary 5V Supply Operation


Typical Application Circuit 3 in the *Typical Application Circuits* section shows an application circuit for a +24V supply to drive the external MOSFETs and an auxiliary +5V supply to power the device

Typical Application Circuits




Typical Application Circuits (continued)





Pin Configurations



Chip Information

Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.		
16 QSOP	E16+4	<u>21-0055</u>		
16 QSOP-EP	E16E+9	21-0112		

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

PROCESS: BICMOS