

μ PD42S16805L, 4216805L

**3.3 V OPERATION 16 M-BIT DYNAMIC RAM
2 M-WORD BY 8-BIT, HYPER PAGE MODE**

Description

The μ PD42S16805L, 4216805L are 2 097 152 words by 8 bits dynamic CMOS RAMs with optional hyper page mode.

Hyper page mode is a kind of the page mode and is useful for the read operation.

The μ PD42S16805L, 4216805L are packed in 28-pin plastic TSOP(II) and 28-pin plastic SOJ.

Features

- Hyper page mode
- Single +3.3 V \pm 0.3 V power supply
- 2 097 152 words by 8 bits organization

Part number	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode cycle time (MIN.)
μ PD42S16805L-A60, 4216805L-A60	60 ns	104 ns	25 ns
μ PD42S16805L-A70, 4216805L-A70	70 ns	124 ns	30 ns

- μ PD42S16805L can execute CAS before RAS self refresh

Part number	Refresh cycle	Refresh
μ PD42S16805L	4 096 cycles/128 ms	CAS before RAS self refresh CAS before RAS refresh RAS only refresh Hidden refresh
μ PD4216805L	4 096 cycles/64 ms	CAS before RAS refresh RAS only refresh Hidden refresh



The information in this document is subject to change without notice.

Ordering Information

Part number	Access time (MAX.)	Package	Refresh
μ PD42S16805LG5-A60	60 ns	28-pin Plastic TSOP(II) (400 mil)	<u>CAS before RAS</u> self refresh
μ PD42S16805LG5-A70	70 ns		<u>CAS before RAS</u> refresh
μ PD42S16805LG5-A60-7KD	60 ns	28-pin Plastic TSOP (II) (400 mil)	RAS only refresh
μ PD42S16805LG5-A70-7KD	70 ns	Reverse-burst	Hidden refresh
μ PD42S16805LLE-A60	60 ns	28-pin Plastic SOJ (400 mil)	
μ PD42S16805LLE-A70	70 ns		
μ PD4216805LG5-A60	60 ns	28-pin Plastic TSOP (II) (400 mil)	<u>CAS before RAS</u> refresh
μ PD4216805LG5-A70	70 ns		<u>RAS only refresh</u>
μ PD4216805LG5-A60-7KD	60 ns	28-pin Plastic TSOP (II) (400 mil)	Hidden refresh
μ PD4216805LG5-A70-7KD	70 ns	Reverse-burst	
μ PD4216805LLE-A60	60 ns	28-pin Plastic SOJ (400 mil)	
μ PD4216805LLE-A70	70 ns		


Quality Grade**Standard**

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number I EI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

Pin Configurations (Marking side)**28-pin Plastic TSOP (II) (400 mil)****28-pin Plastic SOJ (400 mil)**

A0 to A11	: Address Inputs
I/O1 to I/O8	: Data Inputs/Outputs
RAS	: Row Address Strobe
CAS	: Column Address Strobe
WE	: Write Enable
OE	: Output Enable
Vcc	: Power Supply
GND	: Ground

Block Diagram



Input/Output Pin Functions

The μPD42S16805L, 4216805L have input pins RAS, CAS, WE, OE, A0 to A11 and input/output pins I/O1 to I/O8.

Pin name	Input/ Output	Function
<u>RAS</u> (Row address strobe)	Input	<u>RAS</u> activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • <u>CAS</u> before <u>RAS</u> refresh
<u>CAS</u> (Column address strobe)		<u>CAS</u> activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A11 (Address inputs)		Address bus. Input total 21-bit of address signal, upper 12-bit and lower 9-bit in sequence (address multiplex method). Therefore, one word is selected from 2 097 152-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating <u>RAS</u> . Then, switch the address bus to column address and activate <u>CAS</u> . Each address is taken into the device when <u>RAS</u> and <u>CAS</u> are activated. Therefore, the address input setup time (tASR, tASC) and hold time (tRAH, tCAH) are specified for the activation of <u>RAS</u> and <u>CAS</u> .
<u>WE</u> (Write enable)		Write control signal. Write operation is executed by activating <u>RAS</u> , <u>CAS</u> and <u>WE</u> .
<u>OE</u> (Output enable)		Read control signal. Read operation can be executed by activating <u>RAS</u> , <u>CAS</u> and <u>OE</u> . If <u>WE</u> is activated during read operation, <u>OE</u> is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O8 (Data inputs/outputs)	Input/ Output	8-bit data bus. I/O1 to I/O8 are used to input/output data.

Hyper Page Mode

The hyper page mode is a kind of page mode with enhanced features. The two major features of the hyper page mode are as follows.

1. Data output time is extended.

In the hyper page mode, the output data is held to the next CAS cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode is extended compared with the fast page mode (=data extend function). In the fast page mode, the data output time becomes shorter as the CAS cycle time becomes shorter. Therefore, in the hyper page mode, the timing margin in read cycle is larger than that of the fast page mode even if the CAS cycle time becomes shorter.


2. The CAS cycle time in the hyper page mode is shorter than that in the fast page mode.

In the hyper page mode, due to the data extend function, the CAS cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose trac is 60 ns as an example, the CAS cycle time in the hyper page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode, read (data out) and write (data in) cycles can be executed repeatedly during one RAS cycle. The hyper page mode allows both read and write operations during one cycle, but the performance is equivalent to that of the fast page mode in that case.

Hyper Page Mode Read Cycle



To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective specification depends on the state of each signal.

- (1) RAS, CAS : inactive (at the end of read cycle)

WE : inactive, OE : active

torc is effective when RAS is inactivated before CAS is inactivated.

torr is effective when CAS is inactivated before RAS is inactivated.

- (2) Both RAS and CAS are active or either RAS or CAS is active (in read cycle)

WE : active, OE : active...twez, twpz are effective.

WE : inactive, OE : inactive...toez is effective.

Electrical Specifications

- All voltages are referenced to GND.
- After power up, wait more than 100 μ s and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or RAS only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on Any Pin Relative to GND	V_T		-0.5 to +4.6	V
Supply Voltage	V_{CC}		-0.5 to +4.6	V
Output Current	I_O		20	mA
Power Dissipation	P_D		1	W
Operating Temperature	T_{opt}		0 to +70	°C
Storage Temperature	T_{stg}		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply Voltage	V_{CC}		3.0	3.3	3.6	V
High Level Input Voltage	V_{IH}		2.0		$V_{CC} + 0.3$	V
Low Level Input Voltage	V_{IL}		-0.3		+0.8	V
Ambient Temperature	T_a		0		70	°C

Capacitance ($T_a = 25$ °C, $f = 1$ MHz)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input Capacitance	C_{I1}	Address			5	pF
	C_{I2}	$\overline{\text{RAS}}, \overline{\text{CAS}}, \overline{\text{WE}}, \overline{\text{OE}}$			7	pF
Data Input/Output Capacitance	$C_{I/O}$	I/O			7	pF

DC Characteristics (Recommended Operating Conditions unless otherwise noted)


Parameter		Symbol	Test condition		MIN.	MAX.	Unit	Notes	
Operating current		Icc1	RAS, CAS Cycling trc = tRC(MIN.) Io = 0 mA		trAC = 60 ns	80	mA	1,2,3	
			RAS, CAS \geq VIH (MIN.), Io = 0 mA		trAC = 70 ns	70			
Standby current	μ PD42S16805L	Icc2	RAS, CAS \geq Vcc - 0.2 V, Io = 0 mA			0.5	mA		
			RAS, CAS \geq Vcc - 0.2 V, Io = 0 mA			0.15			
	μ PD4216805L		RAS, CAS \geq VIH (MIN.), Io = 0 mA			2			
			RAS, CAS \geq Vcc - 0.2 V, Io = 0 mA			0.5			
RAS only refresh current		Icc3	RAS Cycling CAS \geq VIH (MIN.) trc = tRC (MIN.) Io = 0 mA		trAC = 60 ns	80	mA	1,2,3,4	
			trAC = 70 ns			70			
Operating current (Hyper page mode)		Icc4	RAS \leq VIL (MAX.) CAS Cycling tHPC = tHPG (MIN.) Io = 0 mA		trAC = 60 ns	90	mA	1,2,5	
			trAC = 70 ns			80			
CAS before RAS refresh current		Icc5	RAS Cycling trc = tRC (MIN.) Io = 0 mA		trAC = 60 ns	80	mA	1,2	
			trAC = 70 ns			70			
CAS before RAS long refresh current (4 096 Cycles / 128 ms, only for the μ PD42S16805L)		Icc6	CAS before RAS refresh: 4 096 Cycles / 128 ms RAS, CAS : Vcc-0.2 V \leq VIH \leq VIH (MAX.) 0 V \leq VIL \leq 0.2 V Standby : RAS \geq Vcc-0.2 V Address : VIH or VIL WE, OE : VIH Io = 0 mA		trAS \leq 1 μ s		220	μ A	
Self refresh current (CAS before RAS self refresh, only for the μ PD42S16805L)		Icc7	RAS, CAS : Vcc-0.2 V \leq VIH \leq VIH (MAX.) 0 V \leq VIL \leq 0.2 V Io = 0 mA				150	μ A	
Input leakage current	Ii (L)		Vi = 0 to 3.6 V all other pins not under test = 0 V		-5	+5	μ A		
Output leakage current	Io (L)		Vo = 0 to 3.6 V Output is disabled (Hi-Z)		-5	+5	μ A		
High level output voltage	Voh		Io = -2.0 mA		2.4		V		
Low level output voltage	Vol		Io = +2.0 mA			0.4	V		

- Notes**
- Icc1, Icc3, Icc4, Icc5 and Icc6 depend on cycle rates (trc and tHPC).
 - Specified values are obtained with outputs unloaded.
 - Icc1 and Icc3 are measured assuming that address can be changed once or less during RAS \leq VIL(MAX.) and CAS \geq VIH(MIN.).
 - Icc3 is measured assuming that all column address inputs are held at either high or low.
 - Icc4 is measured assuming that all column address inputs are switched only once during each hyper page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 1 TTL.

Common to Read, Write, Read Modify Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t _{RC}	104	—	124	—	ns	
RAS Precharge Time	t _{RP}	40	—	50	—	ns	
CAS Precharge Time	t _{CPN}	10	—	10	—	ns	
RAS Pulse Width	t _{RPW}	60	10 000	70	10 000	ns	
CAS Pulse Width	t _{CPW}	10	10 000	12	10 000	ns	
RAS Hold Time	t _{RSH}	10	—	12	—	ns	
CAS Hold Time	t _{CSH}	40	—	50	—	ns	
RAS to CAS Delay Time	t _{RCRD}	14	45	14	52	ns	1
RAS to Column Address Delay Time	t _{RAD}	12	30	12	35	ns	1
CAS to RAS Precharge Time	t _{CRP}	5	—	5	—	ns	2
Row Address Setup Time	t _{ASR}	0	—	0	—	ns	
Row Address Hold Time	t _{RAH}	10	—	10	—	ns	
Column Address Setup Time	t _{ASC}	0	—	0	—	ns	
Column Address Hold Time	t _{CAH}	10	—	12	—	ns	
OE Lead Time Referenced to RAS	t _{OES}	0	—	0	—	ns	
CAS to Data Setup Time	t _{CLZ}	0	—	0	—	ns	
OE to Data Setup Time	t _{OLZ}	0	—	0	—	ns	
OE to Data Delay Time	t _{OED}	13	—	15	—	ns	
Transition Time (Rise and Fall)	t _T	1	50	1	50	ns	
Refresh Time	μ PD42S16805L	t _{REF}	—	128	—	128	ms
	μ PD4216805L		—	64	—	64	ms

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from RAS
$t_{RAD} \leq t_{RAD}(\text{MAX.})$ and $t_{RCD} \leq t_{RCD}(\text{MAX.})$	$t_{TRAC}(\text{MAX.})$	$t_{TRAC}(\text{MAX.})$
$t_{RAD} > t_{RAD}(\text{MAX.})$ and $t_{RCD} \leq t_{RCD}(\text{MAX.})$	$t_{TAA}(\text{MAX.})$	$t_{RAD} + t_{TAA}(\text{MAX.})$
$t_{RCD} > t_{RCD}(\text{MAX.})$	$t_{TCAC}(\text{MAX.})$	$t_{TRCD} + t_{TCAC}(\text{MAX.})$

$t_{RAD}(\text{MAX.})$ and $t_{RCD}(\text{MAX.})$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{TRAC} , t_{TAA} or t_{TCAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{RAD} \geq t_{RAD}(\text{MAX.})$ and $t_{RCD} \geq t_{RCD}(\text{MAX.})$ will not cause any operation problems.

2. $t_{CRP}(\text{MIN.})$ requirement is applied to RAS, CAS cycles.
3. This specification is applied only to the μ PD42S16805L.

Read Cycle

Parameter	Symbol	t _{TRAC} = 60 ns		t _{TRAC} = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Access Time from RAS	t _{TRAC}	-	60	-	70	ns	1
Access Time from CAS	t _{TCAC}	-	15	-	18	ns	1
Access Time from Column Address	t _{TAA}	-	30	-	35	ns	1
Access Time from OE	t _{TOEA}	-	15	-	18	ns	
Column Address Lead Time Referenced to RAS	t _{TRL}	30	-	35	-	ns	
Read Command Setup Time	t _{TRCS}	0	-	0	-	ns	
Read Command Hold Time Referenced to RAS	t _{TRRH}	0	-	0	-	ns	2
Read Command Hold Time Referenced to CAS	t _{TRCH}	0	-	0	-	ns	2
Output Buffer Turn-off Delay Time from OE	t _{TOEZ}	0	13	0	15	ns	3

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from RAS
$t_{RAD} \leq t_{RAD}(\text{MAX.})$ and $t_{RCD} \leq t_{RCD}(\text{MAX.})$	$t_{TRAC}(\text{MAX.})$	$t_{TRAC}(\text{MAX.})$
$t_{RAD} > t_{RAD}(\text{MAX.})$ and $t_{RCD} \leq t_{RCD}(\text{MAX.})$	$t_{TAA}(\text{MAX.})$	$t_{RAD} + t_{TAA}(\text{MAX.})$
$t_{RCD} > t_{RCD}(\text{MAX.})$	$t_{TCAC}(\text{MAX.})$	$t_{TRCD} + t_{TCAC}(\text{MAX.})$

$t_{RAD}(\text{MAX.})$ and $t_{RCD}(\text{MAX.})$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{TRAC} , t_{TAA} or t_{TCAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{RAD} \geq t_{RAD}(\text{MAX.})$ and $t_{RCD} \geq t_{RCD}(\text{MAX.})$ will not cause any operation problems.

2. Either $t_{TRCH}(\text{MIN.})$ or $t_{TRRH}(\text{MIN.})$ should be met in read cycles.
3. $t_{TOEZ}(\text{MAX.})$ defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

Parameter	Symbol	trac = 60 ns		trac = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
WE Hold Time Referenced to <u>CAS</u>	twch	10	-	10	-	ns	1
WE Pulse Width	twp	10	-	10	-	ns	1
WE Lead Time Referenced to <u>RAS</u>	trwl	10	-	12	-	ns	
WE Lead Time Referenced to <u>CAS</u>	tcwl	10	-	12	-	ns	
WE Setup Time	twcs	0	-	0	-	ns	2
OE Hold Time	toeh	0	-	0	-	ns	
Data-in Setup Time	tos	0	-	0	-	ns	3
Data-in Hold Time	tdh	10	-	10	-	ns	3

- Notes**
1. $twp(\text{MIN.})$ is applied to late write cycles or read modify write cycles. In early write cycles, $twch(\text{MIN.})$ should be met.
 2. If $twcs \geq twcs(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. $tos(\text{MIN.})$ and $tdh(\text{MIN.})$ are referenced to the CAS falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the WE falling edge.

Read Modify Write Cycle

Parameter	Symbol	trac = 60 ns		trac = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
Read Modify Write Cycle Time	trwc	133	-	157	-	ns	
RAS to <u>WE</u> Delay Time	trwd	77	-	89	-	ns	1
CAS to <u>WE</u> Delay Time	tcwd	32	-	37	-	ns	1
Column Address to <u>WE</u> Delay Time	tawd	47	-	54	-	ns	1

- Note 1.** If $twcs \geq twcs(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $trwd \geq trwd(\text{MIN.})$, $tcwd \geq tcwd(\text{MIN.})$, $tawd \geq tawd(\text{MIN.})$, and $tcpwd \geq tcpwd(\text{MIN.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

■ 6427525 0057388 476 ■

Hyper Page Mode

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t _{HPC}	25	-	30	-	ns	
RAS Pulse Width	t _{RASP}	60	125 000	70	125 000	ns	
CAS Pulse Width	t _{HCAS}	10	10 000	12	10 000	ns	
CAS Precharge Time	t _{CP}	10	-	10	-	ns	
Access Time from <u>CAS</u> Precharge	t _{ACP}	-	35	-	40	ns	
CAS Precharge to WE Delay Time	t _{CPWD}	52	-	59	-	ns	1
RAS Hold Time from <u>CAS</u> Precharge	t _{RHCP}	35	-	40	-	ns	
Read Modify Write Cycle Time	t _{HPRWC}	66	-	75	-	ns	
Data Output Hold Time	t _{DHC}	5	-	5	-	ns	
Output Buffer Turn-off Delay from <u>WE</u>	t _{WEZ}	0	13	0	15	ns	2,3
WE Pulse Width	t _{WPZ}	10	-	10	-	ns	3
Output Buffer Turn-off Delay from <u>RAS</u>	t _{ORF}	0	13	0	15	ns	2,3
Output Buffer Turn-off Delay from <u>CAS</u>	t _{OCF}	0	13	0	15	ns	2,3

- Notes**
- If $t_{WCS} \geq t_{WCS(MIN.)}$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t_{RWO} \geq t_{RWD(MIN.)}$, $t_{CWD} \geq t_{CW(MIN.)}$, $t_{AWD} \geq t_{AWD(MIN.)}$, and $t_{CPWD} \geq t_{CPWD(MIN.)}$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
 - $t_{OCF(MAX.)}$, $t_{ORF(MAX.)}$ and $t_{WEZ(MAX.)}$ define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .
 - To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective specification depends on state of each signal.
 - RAS, CAS : inactive (at the end of read cycle)

WE : inactive, OE : active
 t_{OCF} is effective when RAS is inactivated before CAS is inactivated.
 t_{ORF} is effective when CAS is inactivated before RAS is inactivated.
 - Both RAS and CAS are active or either RAS or CAS is active (in read cycle)


WE : active, OE : active ... t_{WEZ} , t_{WPZ} are effective.
 t_{OCF} is effective when RAS is active and CAS is inactivated.

Refresh Cycle


Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
CAS Setup Time	t _{CSR}	5	-	5	-	ns	
CAS Hold Time (<u>CAS</u> before <u>RAS</u> Refresh)	t _{CHR}	10	-	10	-	ns	
RAS Precharge <u>CAS</u> Hold Time	t _{RPC}	5	-	5	-	ns	
RAS Pulse Width (<u>CAS</u> before <u>RAS</u> Self Refresh)	t _{RSS}	100	-	100	-	μ s	1
RAS Precharge Time (<u>CAS</u> before <u>RAS</u> Self Refresh)	t _{RPS}	110	-	130	-	ns	1
<u>CAS</u> Hold Time (<u>CAS</u> before <u>RAS</u> Self Refresh)	t _{CHS}	-50	-	-50	-	ns	1
WE Setup Time	t _{WSR}	10	-	10	-	ns	
WE Hold Time (Hidden Refresh Cycle)	t _{WHR}	15	-	15	-	ns	

Note 1. This specification is applied only to the μ PD42S16805L.

Read Cycle




Early Write Cycle




Remark \overline{OE} : Don't care

Late Write Cycle




■ 6427525 0057392 9T7 ■


Read Modify Write Cycle




Hyper Page Mode Read Cycle




■ 6427525 0057394 77T ■

Hyper Page Mode Read Cycle (\overline{OE} Control)


Hyper Page Mode Early Write Cycle

Remark \overline{OE} : Don't care


Hyper Page Mode Late Write Cycle




Hyper Page Mode Read Modify Write Cycle



Hyper Page Mode Read and Write Cycle



CAS Before RAS Self Refresh Cycle (Only for the μ PD42S16805L)

Remark Address, \overline{OE} : Don't care I/O : Hi - Z

Cautions on Use of CAS Before RAS Self Refresh


CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with burst long RAS only refresh, the following cautions must be observed.

- (1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh**
When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh 4 096 times within a 64 ms interval just before and after setting CAS before RAS self refresh.


- (2) Normal Combined Use of CAS Before RAS Self Refresh and Burst Long RAS Only Refresh**

When CAS before RAS self refresh and burst RAS only refresh are used in combination, please perform RAS only refresh 4 096 times within an interval of 64 ms or less just before and after setting CAS before RAS self refresh.

For details, please refer to How to use DRAM User's Manual.


CAS Before RAS Refresh Cycle

Remark Address, \overline{OE} = Don't care I/O = Hi - Z


RAS Only Refresh Cycle

Remark \overline{WE} , \overline{OE} = Don't care I/O = Hi - Z


Hidden Refresh Cycle (Read)



Hidden Refresh Cycle (Write)



Remark \overline{OE} : Don't care

Test Mode Set Cycle (WE, CAS Before RAS Refresh Cycle)

Remark Address, OE : Don't care I/O : Hi - Z

Test Mode

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the $\times 16$ -bit structure during test mode.

(1) Setting the mode

Executing the test mode cycle (WE, CAS before RAS refresh cycle) sets the test mode.

(2) Write/read operation

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 16 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output="1" : Normal write (all memory cells)


Output="0" : Abnormal write

(3) Refresh

Refresh in the test mode must be performed with the RAS / CAS cycle or with the WE, CAS before RAS refresh cycle. The WE, CAS before RAS refresh cycle use the same counter as the CAS before RAS refresh's internal counter.

(4) Mode Cancellation

The test mode is cancelled by executing one cycle of RAS only refresh cycle or CAS before RAS refresh cycle.


Package Drawings**28 PIN PLASTIC TSOP(II) (400 mil)****NOTE**

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

S28G5-50-7JD2-1

ITEM	MILLIMETERS	INCHES
A	18.81 MAX.	0.741 MAX.
B	1.15 MAX.	0.046 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40 ± 0.10	$0.016^{+0.004}_{-0.005}$
E	0.05 ± 0.05	0.002 ± 0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76 ± 0.2	0.463 ± 0.008
I	10.16 ± 0.1	0.400 ± 0.004
J	0.8 ± 0.2	$0.031^{+0.009}_{-0.008}$
K	$0.125^{+0.10}_{-0.05}$	$0.005^{+0.004}_{-0.002}$
L	0.5 ± 0.1	$0.020^{+0.004}_{-0.005}$
M	0.21	0.009
N	0.10	0.004

28 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P28LE-400A1

ITEM	MILLIMETERS	INCHES
B	$18.67^{+0.2}_{-0.35}$	$0.735^{+0.008}_{-0.013}$
C	10.16	0.400
D	11.18 ± 0.2	$0.440^{+0.008}_{-0.007}$
E	1.08 ± 0.15	$0.043^{+0.006}_{-0.007}$
F	0.74	0.029
G	3.5 ± 0.2	$0.138^{+0.008}_{-0.007}$
H	2.545 ± 0.2	0.100 ± 0.008
I	0.8 MIN.	0.031 MIN
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40 ± 0.10	$0.016^{+0.004}_{-0.005}$
N	0.12	0.005
P	9.40 ± 0.20	$0.370^{+0.008}_{-0.007}$
Q	0.10	0.004
T	R 0.85	R 0.033
U	$0.20^{+0.10}_{-0.05}$	$0.008^{+0.004}_{-0.002}$

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μPD42S16805L, 4216805L.

Types of Surface Mount Device

μPD42S16805LG5-AXX, 4216805LG5-AXX : 28-pin Plastic TSOP (II) (400 mil)
μPD42S16805LLE-AXX, 4216805LLE-AXX : 28-pin Plastic SOJ (400 mil)