8-Bit Bus Switch

The ON Semiconductor 74FST3244 is an 8–bit, high performance switch. The device is CMOS TTL compatible when operating between 4 and 5.5 Volts. The device exhibits extremely low R_{ON} and adds nearly zero propagation delay. The device adds no noise or ground bounce to the system.

The device consists of two 4-bit switches with separate Output/Enable (\overline{OE}) pins. Port A is connected to Port B when \overline{OE} is low. If \overline{OE} is high, the switch is high Z.


- $R_{ON} < 4 \Omega$ Typical
- Less Than 0.25 ns–Max Delay Through Switch
- Nearly Zero Standby Current
- No Circuit Bounce
- Control Inputs are TTL/CMOS Compatible
- Pin-For-Pin Compatible with QS3244, FST3244, CBT3244
- All Popular Packages: QSOP-20, TSSOP-20, SOIC-20


$\overline{OE}_1 - 1A_0 - 2B_3 - 1A_1 - 2B_2 - 1A_2 - 2B_1 - 2B_1 - 1A_3 - 2B_0 - 2B_0$	1	20	$-V_{CC}$
	2	19	$-\overline{OE}_2$
	3	18	$-1B_0$
	4	17	$-2A_3$
	5	16	$-1B_1$
	6	15	$-2A_2$
	7	14	$-1B_2$
	8	13	$-2A_1$
	9	12	$-1B_2$
1A ₃ —	U U	13	- 2A ₁
2B ₀ —		12	- 1B ₃
GND —		11	- 2A ₀

Figure 1. 20–Lead Pinout

TRUTH TABLE

Inp	outs	s Inputs/Outputs		
OE ₁	OE ₂	1A, 1B	2A, 2B	
L	L	1A = 1B	2A = 2B	
L	Н	1A = 1B	Z	
н	L	Z	2A = 2B	
н	Н	Z	Z	






PIN NAMES


Pin	Description
$\overline{OE}_1, \overline{OE}_2$	Bus Switch Enables
1A, 2A	Bus A
1B, 2B	Bus B

ORDERING INFORMATION

Device	Package	Shipping
74FST3244DW	SO-20	38 Units/Rail
74FST3244DWR2	SO-20	1000 Units/Reel
74FST3244DT	TSSOP-20	75 Units/Rail
74FST3244DTR2	TSSOP-20	2500 Units/Reel
74FST3244QS	QSOP-20	55 Units/Rail
74FST3244QSR	QSOP-20	2500 Units/Reel

74FST3244





MAXIMUM RATINGS

Symbol		Parameter	Value	Unit
V _{CC}	DC Supply Voltage		-0.5 to +7.0	V
VI	DC Input Voltage		-0.5 to +7.0	V
Vo	DC Output Voltage		-0.5 to +7.0	V
I _{IK}	DC Input Diode Current	V ₁ < GND	-50	mA
I _{OK}	DC Output Diode Current	V _O < GND	-50	mA
I _O	DC Output Sink Current		128	mA
I _{CC}	DC Supply Current per Supply Pin		±100	mA
I _{GND}	DC Ground Current per Ground Pin		±100	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Case	for 10 Seconds	260	°C
TJ	Junction Temperature Under Bias		+ 150	°C
θ_{JA}	Thermal Resistance (Note 1)	SOIC TSSOP QSOP	96 128 200	°C/W
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V–0 @ 0.125 in	
V _{ESD}	ESD Withstand Voltage	Human Body Model (Note 2) Machine Model (Note 3)	>2000 >200	V
I _{LATCH-UP}	Latch–Up Performance	Above V _{CC} and Below GND at 85°C (Note 4)	±500	mA

Maximum Ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum-rated conditions is not implied. Functional operation should be restricted to the Recommended Operating Conditions.

Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2-ounce copper trace with no air flow.
 Tested to EIA/JESD22-A114-A.
 Tested to EIA/JESD22-A115-A.

4. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Paran	Parameter			Unit
V _{CC}	Supply Voltage	Operating, Data Retention Only	4.0	5.5	V
VI	Input Voltage	(Note)	0	5.5	V
Vo	Output Voltage	(HIGH or LOW State)	0	V _{CC}	V
T _A	Operating Free–Air Temperature		-40	+ 85	°C
$\Delta t/\Delta V$	Input Transition Rise or Fall Rate	Switch Control Input Switch I/O	0 0	5 DC	ns/V

5. Unused control inputs may not be left open. All control inputs must be tied to a high or low logic input voltage level.

74FST3244

DC ELECTRICAL CHARACTERISTICS

			V _{CC}	T _A = -	40°C to	+ 85°C	
Symbol	Parameter	Conditions	(V)	Min	Тур*	Max	Unit
V _{IK}	Clamp Diode Resistance	I _{IN} = -18mA	4.5			- 1.2	V
V _{IH}	High–Level Input Voltage		4.0 to 5.5	2.0			V
V _{IL}	Low-Level Input Voltage		4.0 to 5.5			0.8	V
I _I	Input Leakage Current	$0 \le V_{IN} \le 5.5 V$	5.5			±1.0	μA
I _{OZ}	OFF-STATE Leakage Current	$0 \le A, B \le V_{CC}$	5.5			±1.0	μA
R _{ON}	Switch On Resistance (Note 6)	V _{IN} = 0 V, I _{IN} = 64 mA	4.5		4	7	Ω
		$V_{IN} = 0 V, I_{IN} = 30 mA$	4.5		4	7	
		V _{IN} = 2.4 V, I _{IN} = 15 mA	4.5		8	15	
		V _{IN} = 2.4 V, I _{IN} = 15 mA	4.0		11	20	
I _{CC}	Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$	5.5			3	μA
ΔI_{CC}	Increase In I _{CC} per Input	One input at 3.4 V, Other inputs at V_{CC} or GND	5.5			2.5	mA

*Typical values are at V_{CC} = 5.0 V and T_A = 25°C.
6. Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

AC ELECTRICAL CHARACTERISTICS

					Limits			
				T,	_A = −40°C 1	to +85°C		
				V _{CC} = 4.5	5 to 5.5 V	V _{CC} =	4.0 V	
Symbol	Parameter	Conditions	Figures	Min	Max	Min	Max	Unit
t _{PHL} , t _{PLH}	Prop Delay Bus to Bus (Note 7)	V _I = OPEN	3 and 4		0.25		0.25	ns
t _{PZH} , t _{PZL}	Output Enable Time	$V_I = 7 V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	3 and 4	1.0	5.6		6.1	ns
t _{PHZ} , t _{PLZ}	Output Disable Time	$V_I = 7 V \text{ for } t_{PLZ}$ $V_I = OPEN \text{ for } t_{PHZ}$	3 and 4	1.5	6.2		5.6	ns


7. This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

CAPACITANCE (Note 8)

Symbol	Parameter	Conditions	Тур	Мах	Unit
C _{IN}	Control Pin Input Capacitance	$V_{CC} = 5.0 V$	3		pF
C _{I/O}	Input/Output Capacitance	$V_{CC}, \overline{OE} = 5.0 V$	5		pF

8. $T_A = +25^{\circ}C$, f = 1 MHz, Capacitance is characterized but not tested.


AC Loading and Waveforms





NOTES:

1. Input driven by 50 Ω source terminated in 50 $\Omega.$ 2. CL includes load and stray capacitance. $^{*}C_{L} = 50 \text{ pF}$













PACKAGE DIMENSIONS

SO-20 DW SUFFIX



TSSOP-20 **DT SUFFIX** CASE 948E-02 **ISSUE A**



NOTES:


- NOTES: 1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD DODTING
- PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. 4.
- 5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		
DIM	MIN	MAX	
Α	2.35	2.65	
A1	0.10	0.25	
В	0.35	0.49	
С	0.23	0.32	
D	12.65	12.95	
Е	7.40	7.60	
е	1.27	BSC	
Η	10.05	10.55	
h	0.25	0.75	
L	0.50	0.90	
θ	0 °	7 °	

- IOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15
- (0.006) PERSIDE. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010)
- PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR DECEODENCE ONLY
- REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	6.40	6.60	0.252	0.260	
В	4.30	4.50	0.169	0.177	
C		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.27	0.37	0.011	0.015	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40	BSC	0.252 BSC		
Μ	0°	8°	0 °	8°	

PACKAGE DIMENSIONS



DETAIL E

NOTES:

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. THE BOTTOM PACKAGE SHALL BE BIGGER THAN THE TOP PACKAGE BY 4 MILS (NOTE: LEAD SIDE ONLY). BOTTOM PACKAGE DIMENSION SHALL FOLLOW THE DIMENSION STATED IN THIS DRAWING. 4. PLASTIC DIMENSIONS DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 6 MILS PER SIDE.
- SIDE.
- 5. BOTTOM EJECTOR PIN WILL INCLUDE THE COUNTRY OF ORIGIN (COO) AND MOLD CAVITY I.D.

	INC	HES	MILLIM	ETERS	
DIM	MAX	MIN	MAX	MIN	
Α	0.337	0.344	8.56	8.74	
В	0.150	0.157	3.81	3.99	
С	0.061	0.068	1.55	1.73	
D	0.008	0.012	0.20	0.31	
F	0.016	0.035	0.41	0.89	
G	0.025	BSC	0.64	BSC	
Н	0.008	0.018	0.20	0.46	
J	0.0098	0.0075	0.249	0.191	
Κ	0.004	0.010	0.10	0.25	
L	0.230	0.244	5.84	6.20	
М	0 °	8 °	0 °	8 °	
Ν	0°	7 °	0°	7°	
Р	0.052	0.062	1.32	1.58	
Q	0.035	DIA	0.89	DIA	
R	0.035	0.045	0.89	1.14	
U	0.035	0.045	0.89	1.14	
٧	0 °	8 °	0 °	8 °	

http://onsemi.com
7

74FST3244

ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone:** 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.