16-bit Proprietary Microcontroller

CMOS

F²MC-16LX MB90595/595G Series

MB90598/F598/F598G/V595/V595G

■ DESCRIPTION

The MB90595/595G series with FULL-CAN*1 interface and FLASH ROM is especially designed for automotive and industrial applications. Its main features are two on board CAN Interfaces, which conform to V2.0 Part A and Part B, while supporting a very flexible message buffer scheme and so offering more functions than a normal full CAN approach.

The instruction set of F²MC-16LX CPU core inherits an AT architecture of the F²MC*² family with additional instruction sets for high-level languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipulation instructions. The microcontroller has a 32-bit accumulator for processing long word data.

The MB90595/595G series has peripheral resources of 8/10-bit A/D converters, UART (SCI), extended I/O serial interface, 8/16-bit PPG timer, I/O timer (input capture (ICU), output compare (OCU)) and stepping motor controller.

- *1: Controller Area Network (CAN) License of Robert Bosch GmbH
- *2: F2MC stands for FUJITSU Flexible Microcontroller.

■ FEATURES

Clock


Embedded PLL clock multiplication circuit

Operating clock (PLL clock) can be selected from divided-by-2 of oscillation or one to four times the oscillation (at oscillation of 4 MHz, 4 MHz to 16 MHz).

Minimum instruction execution time: 62.5 ns (operation at oscillation of 4 MHz, four times the oscillation clock, Vcc of 5.0 V)

(Continued)

■ PACKAGE



(Continued)

• Instruction set to optimize controller applications

Rich data types (bit, byte, word, long word)

Rich addressing mode (23 types)

Enhanced signed multiplication/division instruction and RETI instruction functions

Enhanced precision calculation realized by the 32-bit accumulator

• Instruction set designed for high level language (C language) and multi-task operations

Adoption of system stack pointer

Enhanced pointer indirect instructions

Barrel shift instructions

- www.DataSheet4U. Program patch function (for two address pointers)
 - Enhanced execution speed: 4-byte instruction queue
 - Enhanced interrupt function: 8 levels, 34 factors
 - Automatic data transmission function independent of CPU operation Extended intelligent I/O service function (El²OS): Up to 10 channels
 - Embedded ROM size and types

Mask ROM: 128 Kbytes Flash ROM: 128 Kbytes

Embedded RAM size: 4 Kbytes (MB90V595/595G: 6 Kbytes)

Flash ROM

Supports automatic programming, Embedded Algorithm TM*

Write/Erase/Erase-Suspend/Resume commands

A flag indicating completion of the algorithm

Hard-wired reset vector available in order to point to a fixed boot sector

Erase can be performed on each block

Block protection with external programming voltage

• Low-power consumption (stand-by) mode

Sleep mode (mode in which CPU operating clock is stopped)

Stop mode (mode in which oscillation is stopped)

CPU intermittent operation mode

Hardware stand-by mode

Process: 0.5 μm CMOS technology

I/O port

General-purpose I/O ports: 78 ports

Push-pull output and Schmitt trigger input.

Programmable on each bit as I/O or signal for peripherals.

• Timer

Watchdog timer: 1 channel

8/16-bit PPG timer: 8/16-bit × 6 channels

16-bit re-load timer: 2 channels

• 16-bit I/O timer

Input capture: 4 channels
Output compare: 4 channels

Extended I/O serial interface: 1 channel

• UARTO

With full-duplex double buffer (8-bit length)

Clock asynchronized or clock synchronized (with start/stop bit) transmission can be selectively used.

• UART1 (SCI)

With full-duplex double buffer (8-bit length)

Clock asynchronized or clock synchronized serial transmission (I/O extended transmission) can be selectively used.

- Stepping motor controller (4 channels)
- External interrupt circuit (8 channels)

A module for starting an external intelligent I/O service (El²OS) and generating an external interrupt which is triggered by an external input.

- Delayed interrupt generation module: Generates an interrupt request for switching tasks.
- 8/10-bit A/D converter (8 channels)
- www.DataSheet4U.co8/10-bit resolution can be selectively used.

Starting by an external trigger input.

• FULL-CAN interface: 1 channel

Conforming to Version 2.0 Part A and Part B

Flexible message buffering (mailbox and FIFO buffering can be mixed)

- 18-bit Time-base counter
- External bus interface: Maximum address space 16 Mbytes
- *: Embedded Algorithm is a trademark of Advanced Micro Devices Inc.

■ PRODUCT LINEUP

| | Features | MB90598 | MB90F598/F598G | MB90V595/V595G | | |
|----------------------|--|---|--|------------------------|--|--|
| Classi | fication | Mask ROM product | Flash ROM product | Evaluation product | | |
| ROM | size | 128 Kbytes Boot block Hard-wired reset vector 4 Kbytes 4 Kbytes | | None | | |
| RAM s | size | | | 6 Kbytes | | |
| Emula Shee supply | tor-specific power | | | None | | |
| CPU fi | unctions | The number of instructions: 351 Instruction bit length: 8 bits, 16 bits Instruction length: 1 byte to 7 bytes Data bit length: 1 bit, 8 bits, 16 bits Minimum execution time: 62.5 ns (at machine clock frequency of 16 MHz) Interrupt processing time: 1.5 μs (at machine clock frequency of 16 MHz, minimum value) Clock synchronized transmission (500 K/1 M/2 Mbps) Clock asynchronized transmission (4808/5208/9615/10417/19230/38460/62500 /500000 bps at machine clock frequency of 16 MH Transmission can be performed by bi-directional serial transmission or by master/ slave connection. | | | | |
| UART | 0 | | | | | |
| UART | 1(SCI) | Clock synchronized transmission (62.5 K/125 K/250 K/500 K/1 Mbps) Clock asynchronized transmission (1202/2404/4808/9615/31250 bps) Transmission can be performed by bi-directional serial transmission or by master/slave connection. Conversion precision: 8/10-bit can be selectively used. Number of inputs: 8 One-shot conversion mode (converts selected channel once only) Scan conversion mode (converts two or more successive channels and can prograup to 8 channels) Continuous conversion mode (converts selected channel continuously) Stop conversion mode (converts selected channel and stop operation repeatedly) | | | | |
| 8/10-b | it A/D converter | | | | | |
| | Number of channels: 6 (8/16-bit × 6 channels) PPG operation of 8-bit or 16-bit A pulse wave of given intervals and given duty ratios can be output. Pulse interval: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴ (fsys = system clock frequency) | | | | | |
| 16-bit | Reload timer | Number of channels: 2 Operation clock frequency: f Supports External Event Co | sys/ 2^1 , fsys/ 2^3 , fsys/ 2^5 (fsys = Sunt function | ystem clock frequency) | | |
| 16-bit | 16-bit Output compares | Number of channels: 4 Pin input factor: A match sig | els: 4 match signal of compare register | | | |
| I/O timer | Input captures | Number of channels: 4 | oon a pin input (rising, falling, or | both edges) | | |

(Continued)

(Continued)


| Features | MB90598 | MB90F598/F598G | MB90V595/V595G | | | |
|--|--|--|----------------|--|--|--|
| CAN Interface | Number of channels: 1 Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering: Full bit compare / Full bit mask / Two partial bit masks Supports up to 1Mbps CAN bit timing setting: MB90xxx:TSEG2 ≥ RSJW+2TQ MB90xxxG:TSEG2 ≥ RSJW | | | | | |
| Stepping motor controller (4 channels) | Four high current outputs for each channel Synchronized two 8-bit PWM's for each channel | | | | | |
| External interrupt circuit | Number of inputs: 8 Started by a rising edge, a falling edge, an "H" level input, or an "L" level input. | | | | | |
| Serial IO | Clock synchronized transmission (31.25 K/62.5 K/125 K/500 K/1 Mbps at system clock frequency of 16 MHz) LSB first/MSB first | | | | | |
| Watchdog timer | Reset generation interval: 3.9 (at oscillation of 4 MHz, minimate) | 58 ms, 14.33 ms, 57.23 ms, 458 num value) | 3.75 ms | | | |
| Flash Memory | Supports automatic programming, Embedded Algorithm ™ and Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory Boot block configuration Erase can be performed on each block Block protection with external programming voltage Flash Writer from Minato Electronics Inc. | | | | | |
| Low-power consumption (stand-by) mode | Sleep/stop/CPU intermittent operation/clock timer/hardware stand-by | | | | | |
| Process | | CMOS | | | | |
| Power supply voltage for operation*2 | +5 V±10 % | | | | | |
| Package | QFP-100 PGA-256 | | | | | |

^{*1:} It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used.

Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.

^{*2:} Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.")

■ PIN ASSIGNMENT



■ PIN DESCRIPTION

| Pin no. | Pin name | Circuit type | Function | | |
|-----------------------|--------------|--------------|---|--|--|
| 82 | X0 | ^ | Oscillator nin | | |
| 83 | X1 | Α | Oscillator pin | | |
| 77 | RST | В | Reset input | | |
| 52 | HST | С | Hardware standby input | | |
| 85 to 88 | P00 to P03 | G | General purpose IO | | |
| 60 10 66 ee 4U.com | IN0 to IN3 | G | Inputs for the Input Captures | | |
| | P04 to P07 | G | General purpose IO | | |
| 89 to 92 | OUT0 to OUT3 | G | Outputs for the Output Compares. | | |
| 93 to 98 | P10 to P15 | D | General purpose IO | | |
| 93 10 96 | PPG0 to PPG5 | D | Outputs for the Programmable Pulse Generators | | |
| 00 | P16 | D | General purpose IO | | |
| 99 | TIN1 | D | TIN input for the 16-bit Reload Timer 1 | | |
| 100 | P17 | D | General purpose IO | | |
| 100 | TOT1 | D | TOT output for the 16-bit Reload Timer 1 | | |
| 1 to 8 | P20 to P27 | G | General purpose IO | | |
| 9 to 10 | P30 to P31 | G | General purpose IO | | |
| 12 to 16 | P32 to P36 | G | General purpose IO | | |
| 17 | P37 | D | General purpose IO | | |
| 18 | P40 | G | General purpose IO | | |
| 10 | SOT0 | G | SOT output for UART 0 | | |
| 19 | P41 | G | General purpose IO | | |
| 19 | SCK0 | G | SCK input/output for UART 0 | | |
| 20 | P42 | G | General purpose IO | | |
| 20 | SIN0 | G | SIN input for UART 0 | | |
| 21 | P43 | G | General purpose IO | | |
| 21 | SIN1 | G | SIN input for UART 1 | | |
| 22 | P44 | G | General purpose IO | | |
| 22 | SCK1 | G | SCK input/output for UART 1 | | |
| 24 | P45 | G | General purpose IO | | |
| 24 | SOT1 | G | SOT output for UART 1 | | |
| 25 | P46 | G | General purpose IO | | |
| 25 | SOT2 | | SOT output for the Serial IO | | |
| 26 | P47 | G | General purpose IO | | |
| | SCK2 | <u> </u> | SCK input/output for the Serial IO | | |
| | | | | | |

(Continued)

| Pin no. | Pin name | Circuit type | Function |
|----------|--------------------------------------|--------------|---|
| 00 | P50 | <u> </u> | General purpose IO |
| 28 | SIN2 | D | SIN Input for the Serial IO |
| 00.45.00 | P51 to P54 | D | General purpose IO |
| 29 to 32 | INT4 to INT7 | D | External interrupt input for INT4 to INT7 |
| 33 P55 | | Б | General purpose IO |
| 33 | ADTG | D | Input for the external trigger of the A/D Converter |
| 4U.com | P60 to P63 | F | General purpose IO |
| 38 to 41 | AN0 to AN3 | E | Inputs for the A/D Converter |
| 40.4.40 | P64 to P67 | _ | General purpose IO |
| 43 to 46 | AN4 to AN7 | Е | Inputs for the A/D Converter |
| 47 | P56 | | General purpose IO |
| 47 | TIN0 | D | TIN input for the 16-bit Reload Timer 0 |
| 40 | P57 | | General purpose IO |
| 48 | TOT0 | D | TOT output for the 16-bit Reload Timer 0 |
| 54 to 57 | P70 to P73 | | General purpose IO |
| | PWM1P0 PWM1M0 PWM2P0 PWM2M0 | F | Output for Stepper Motor Controller channel 0 |
| | P74 to P77 | | General purpose IO |
| 59 to 62 | PWM1P1 PWM1M1 PWM2P1 PWM2M1 | F | Output for Stepper Motor Controller channel 1 |
| | P80 to P83 | | General purpose IO |
| 64 to 67 | PWM1P2 PWM1M2 PWM2P2 PWM2M2 | F | Output for Stepper Motor Controller channel 2 |
| | P84 to P87 | | General purpose IO |
| 69 to 72 | PWM1P3 PWM1M3 PWM2P3 PWM2M3 | F | Output for Stepper Motor Controller channel 3 |
| 7.4 | P90 | Г. | General purpose IO |
| 74 | TX | D | TX output for CAN Interface |
| 7.5 | P91 | | General purpose IO |
| 75 | RX | D | RX input for CAN Interface |

(Continued)

(Continued)

| Pin no. | Pin name | Circuit type | Function | | |
|-----------------------|------------|--------------|---|--|--|
| 76 | P92 | 5 | General purpose IO | | |
| 76 | INT0 | D | External interrupt input for INT0 | | |
| 70 to 00 | P93 to P95 | - | General purpose IO | | |
| 78 to 80 INT1 to INT3 | | D | External interrupt input for INT1 to INT3 | | |
| 58, 68 | DVcc | _ | Dedicated power supply pins for the high current output buffers (Pin No. 54 to 72) | | |
| 53, 63, 73 | DVss | _ | Dedicated ground pins for the high current output buffers (Pin No. 54 to 72) | | |
| 34 | AVcc | Power supply | pply Dedicated power supply pin for the A/D Converter | | |
| 37 | AVss | Power supply | Dedicated ground pin for the A/D Converter | | |
| 35 | AVRH | Power supply | Upper reference voltage input for the A/D Converter | | |
| 36 | AVRL | Power supply | Lower reference voltage input for the A/D Converter | | |
| 49, 50 | MD0 MD1 | С | Operating mode selection input pins. These pins should be connected to V_{CC} or V_{SS} . | | |
| 51 | MD2 | Н | Operating mode selection input pin. This pin should be connected to Vcc or Vss. | | |
| 27 | С | _ | External capacitor pin. A capacitor of $0.1\mu F$ should be connected to this pin and Vss. | | |
| 23, 84 | Vcc | Power supply | Power supply pins (5.0 V). | | |
| 11, 42, 81 | Vss | Power supply | Ground pins (0.0 V). | | |

www.DataSheet

■ I/O CIRCUIT TYPE

| Circuit Type | Circuit | Remarks |
|-----------------------|--------------------------------|---|
| A ee:4U.com | X1 X0 Standby control signal | Oscillation feedback resistor: 1 MΩ approx. |
| В | R HYS | Hysteresis input with pull-up Resistor: 50 kΩ approx. |
| С | R HYS | Hysteresis input |
| D | Vcc P-ch N-ch N-ch | CMOS output CMOS Hysteresis input |
| E | P-ch N-ch Analog input R HYS | CMOS output CMOS Hysteresis input Analog input |

| | Circuit Type | Circuit | Remarks |
|----------|--------------|-------------------------------|---|
|)ataShee | F | P-ch High current N-ch R HYS | CMOS high current output CMOS Hysteresis input |
| | G | P-ch N-ch R HYS R T TTL | CMOS output CMOS Hysteresis input TTL input (MB90F598/F598G, only in Flash mode) |
| | Н | R HYS | Hysteresis input Pull-down Resistor: 50 Ω approx. (except MB90F598/F598G) |

HANDLING DEVICES

(1) Make Sure that the Voltage not Exceed the Maximum Rating (to Avoid a Latch-up).

In CMOS ICs, a latch-up phenomenon is caused when an voltage exceeding Vcc or an voltage below Vss is applied to input or output pins or a voltage exceeding the rating is applied across Vcc and Vss. When a latch-up is caused, the power supply current may be dramatically increased causing resultant thermal break-down of devices. To avoid the latch-up, make sure that the voltage not exceed the maximum rating. In turning on/turning off the analog power supply, make sure the analog power voltage (AVcc, AVRH, DVcc) and analog input voltages not exceed the digital voltage (Vcc).


(2) Treatment of Unused Pins

Unused input pins left open may cause abnormal operation, or latch-up leading to permanent damage. Unused input pins should be pulled up or pulled down through at least 2 k Ω resistance.

Unused input/output pins may be left open in output state, but if such pins are in input state they should be handled in the same way as input pins.

(3) Using external clock

In using the external clock, drive X0 pin only and leave X1 pin unconnected.




(4) Power supply pins (Vcc/Vss)

In products with multiple V_{cc} or V_{ss} pins, pins with the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to an external power and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating (See the figure below.)

Make sure to connect V_{cc} and V_{ss} pins via lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1 μF between V_{cc} and V_{ss} pins near the device.



(5) Pull-up/down resistors

The MB90595 Series does not support internal pull-up/down resistors. Use external components where needed.

(6) Crystal Oscillator Circuit

Noises around X0 or X1 pins may cause abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure that lines of oscillation circuit not cross the lines of other circuits.

A printed circuit board artwork surrounding the X0 and X1 pins with ground area for stabilizing the operation is highly recommended.

(7) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

(8) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVRH = DVcc = Vss.

(9) N.C. Pin

The N.C. (internally connected) pin must be opened for use.

(10) Notes on Energization


To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 μ s or more (0.2 V to 2.7 V).


(11) Indeterminate outputs from ports 0 and 1

During oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on, the outputs from ports 0 and 1 become following state.

- If RST pin is "H", the outputs become indeterminate.
- If RST pin is "L", the outputs become high-impedance.

Pay attention to the port output timing shown as follow.





(12) Initialization

The device contains internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.

(13) Directions of "DIV A, Ri" and "DIVW A, RWi" instructions


In the signed multiplication and division instructions ("DIV A, Ri" and "DIVW A, RWi"), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in "00H".

If the values of the corresponding bank register (DTB,ADB,USB,SSB) are set to other than "00H", the remainder by the execution result of the instruction is not stored in the register of the instruction operand.

(14) Using REALOS

The use of El²OS is not possible with the REALOS real time operating system.

■ BLOCK DIAGRAM



■ MEMORY SPACE

The memory space of the MB90595 Series is shown below

| The memory space of the MB90595 Series is snown below | | | | | | | | |
|---|---------------------------|---------------------------|--------------------|---------------------------|-----|--|--|--|
| | _ | MB90V595/V595G | | MB90598/F598/F5 | 98G | | | |
| | FFFFH F0000H | ROM (FF bank) | FFFFFн FF0000н | ROM (FF bank) | | | | |
| | FFFFн E0000н | ROM (FE bank) | FEFFFFH FE0000H | ROM (FE bank) | | | | |
| |)FFFFн)0000н | ROM (FD bank) | | | | | | |
| | CFFFFH COOOOH | ROM (FC bank) | | | | | | |
| | FFFFн)4000н | ROM (Image of FF bank) | 00FFFFн 004000н | ROM (Image of FF bank) | | | | |
| 00 | 1FFFн 01900н 018FFн | Peripheral | 001FFFн 001900н | Peripheral | | | | |
| | | RAM 6 K | 0010FFн | RAM 4 K | | | | |
| 00 | 00100н | | 000100н | | | | | |
| | 00BFн 00000н | Peripheral | 0000ВFн 000000н | Peripheral | | | | |
| | | | | | | | | |

Memory space map

Note: The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit of bank FF and the lower 16-bit of bank 00 are assigned to the same address, enabling reference of the table on the ROM without stating "far".

For example, if an attempt has been made to access $00C000_{\rm H}$, the contents of the ROM at FFC000_H are accessed. Since the ROM area of the FF bank exceeds 48 Kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000_H to FFFFFH looks, therefore, as if it were the image for $004000_{\rm H}$ to $00FFFF_{\rm H}$. Thus, it is recommended that the ROM data table be stored in the area of FF4000_H to FFFFFF_H.

■ I/O MAP

| Address | Register | Abbreviation | Access | Peripheral | Initial value |
|-------------------|-------------------------------------|-----------------|--------|-------------|------------------------------|
| 00н | Port 0 Data Register | PDR0 | R/W | Port 0 | XXXXXXXXB |
| 01н | Port 1 Data Register | PDR1 | R/W | Port 1 | XXXXXXXXB |
| 02н | Port 2 Data Register | PDR2 | R/W | Port 2 | XXXXXXXXB |
| 03н | Port 3 Data Register | PDR3 | R/W | Port 3 | XXXXXXXXB |
| 04н | Port 4 Data Register | PDR4 | R/W | Port 4 | XXXXXXXXB |
| 14U.c 05 н | Port 5 Data Register | PDR5 | R/W | Port 5 | XXXXXXXXB |
| 06н | Port 6 Data Register | PDR6 | R/W | Port 6 | XXXXXXXXB |
| 07н | Port 7 Data Register | PDR7 | R/W | Port 7 | XXXXXXXXB |
| 08н | Port 8 Data Register | PDR8 | R/W | Port 8 | XXXXXXXXB |
| 09н | Port 9 Data Register | PDR9 | R/W | Port 9 | XXXXXXB |
| 0Aн to 0Fн | | Reserv | /ed | | • |
| 10н | Port 0 Direction Register | DDR0 | R/W | Port 0 | 0 0 0 0 0 0 0 0 B |
| 11н | Port 1 Direction Register | DDR1 | R/W | Port 1 | 0 0 0 0 0 0 0 0в |
| 12н | Port 2 Direction Register | DDR2 | R/W | Port 2 | 0 0 0 0 0 0 0 0в |
| 13н | Port 3 Direction Register | DDR3 | R/W | Port 3 | 0 0 0 0 0 0 0 0в |
| 14н | Port 4 Direction Register | DDR4 | R/W | Port 4 | 0 0 0 0 0 0 0 0в |
| 15н | Port 5 Direction Register | DDR5 | R/W | Port 5 | 0 0 0 0 0 0 0 0в |
| 16н | Port 6 Direction Register | DDR6 | R/W | Port 6 | 0 0 0 0 0 0 0 0в |
| 17н | Port 7 Direction Register | DDR7 | R/W | Port 7 | 0 0 0 0 0 0 0 0 _B |
| 18н | Port 8 Direction Register | DDR8 | R/W | Port 8 | 0 0 0 0 0 0 0 0 _B |
| 19н | Port 9 Direction Register | DDR9 | R/W | Port 9 | 000000 |
| 1Ан | | Reserv | /ed | | • |
| 1Вн | Analog Input Enable Register | ADER | R/W | Port 6, A/D | 11111111 |
| 1Сн to 1Fн | | Reserv | /ed | | - 1 |
| 20н | Serial Mode Control Register 0 | UMC0 | R/W | | 0 0 0 0 0 1 0 0в |
| 21н | Serial status Register 0 | USR0 | R/W | | 0 0 0 1 0 0 0 0в |
| 22н | Serial Input/Output Data Register 0 | UIDR0/ UODR0 | R/W | UART0 | XXXXXXXXB |
| 23н | Rate and Data Register 0 | URD0 | R/W | | 0 0 0 0 0 0 0 X _B |
| 24н | Serial Mode Register 1 | SMR1 | R/W | | 0 0 0 0 0 0 0 0в |
| 25н | Serial Control Register 1 | SCR1 | R/W | | 0 0 0 0 0 1 0 0в |
| 26н | Serial Input/Output Data Register 1 | SIDR1/ SODR1 | R/W | UART1 | XXXXXXXXB |
| 27н | Serial Status Register 1 | SSR1 | R/W | | 0 0 0 0 1 _ 0 0в |
| 28н | UART1 Prescaler Control Register | U1CDCR | R/W | | 01111В |

(Continued)

| Address | Register | Abbreviation | Access | Peripheral | Initial value |
|-----------------------------|---|--------------|--|--------------------|----------------|
| 29н to 2Aн | | Reserve | d | • | |
| 2Вн | Serial IO Prescaler | SCDCR | R/W | | 01111 |
| 2Сн | Serial Mode Control Register (low-order) | SMCS | R/W | | 0000 |
| 2Dн | Serial Mode Control Register (high-order) | SMCS | R/W | Serial IO | 0000010 |
| 2Ен | Serial Data Register | SDR | R/W | | XXXXXXX |
| 2Fн | Edge Selector | SES | R/W | | (|
| ^{4U.0} 30 н | External Interrupt Enable Register | ENIR | R/W | | 0000000 |
| 31н | External Interrupt Request Register | EIRR | R/W | | XXXXXXX |
| 32н | External Interrupt Level Register | ELVR | R/W | External Interrupt | 0000000 |
| 33н | External Interrupt Level Register | ELVR | R/W | | 0000000 |
| 34н | A/D Control Status Register 0 | ADCS0 | R/W | | 0000000 |
| 35н | A/D Control Status Register 1 | ADCS1 | R/W | A /D 0 | 0000000 |
| 36н | A/D Data Register 0 | ADCR0 | R | A/D Converter | XXXXXXX |
| 37н | A/D Data Register 1 | ADCR1 | R/W | | 0 0 0 0 1 _ XX |
| 38н | PPG0 Operation Mode Control Register | PPGC0 | R/W | 16-bit Program- | 0_000 |
| 39н | PPG1 Operation Mode Control Register | PPGC1 | R/W | / mable Pulse | 0_00000 |
| ЗАн | PPG0, 1 Output Pin Control Register | PPG01 | R/W | | 000000_ |
| 3Вн | | Reserve | d | | |
| 3Сн | PPG2 Operation Mode Control Register | PPGC2 | R/W | 16-bit Program- | 0_000 |
| 3Dн | PPG3 Operation Mode Control Register | PPGC3 | R/W | mable Pulse | 0_00000 |
| 3Ен | PPG2, 3 Output Pin Control Register | PPG23 | R/W | Generator 2/3 | 000000_ |
| 3Fн | | Reserve | d | | 1 |
| 40н | PPG4 Operation Mode Control Register | PPGC4 | R/W | 16-bit Program- | 0_000 |
| 41н | PPG5 Operation Mode Control Register | PPGC5 | R/W | mable Pulse | 0_00000 |
| 42н | PPG4, 5 Output Pin Control Register | PPG45 | R/W | Generator 4/5 | 000000_ |
| 43н | | Reserve | d | | 1 |
| 44н | PPG6 Operation Mode Control Register | PPGC6 | R/W | 16-bit Program- | 0_000 |
| 45н | PPG7 Operation Mode Control Register | PPGC7 | R/W | mable Pulse | 0_00000 |
| 46н | PPG6, 7 Output Pin Control Register | PPG67 | R/W | Generator 6/7 | 000000_ |
| 47н | Reserved | | | | l |
| 48н | PPG8 Operation Mode Control Register | PPGC8 | R/W | 16-bit Program- | 0_000 |
| 49н | PPG9 Operation Mode Control Register | PPGC9 | R/W | mable Pulse | 0_00000 |
| 4Ан | PPG8, 9 Output Pin Control Register | PPG89 | R/W | Generator 8/9 | 000000_ |
| 4Вн | | Reserve | <u>. </u> | 1 | |

(Continued)

| Address | Register | Abbreviation | Access | Peripheral | Initial value |
|------------------------|---|-----------------|--------|--------------------------------|------------------------------|
| 4Сн | PPGA Operation Mode Control Register | PPGCA | R/W | 16-bit | 0_000_1В |
| 4Dн | PPGB Operation Mode Control Register | PPGCB | R/W | Programmable Pulse | 0_00001в |
| 4Ен | PPGA, B Output Pin Control Register | PPGAB | R/W | Generator A/B | 0 0 0 0 0 0B |
| 4F _H | | Reserved | | | |
| 50н | Timer Control Status Register 0 | TMCSR0 | R/W | | 0 0 0 0 0 0 0 0 _B |
| 51н | Timer Control Status Register 0 | TMCSR0 | R/W | | 0000в |
| 14U.com 52 н | Timer 0/Reload Register 0 | TMR0/ TMRLR0 | R/W | 16-bit Reload Timer 0 | XXXXXXXX |
| 53н | Timer 0/Reload Register 0 | TMR0/ TMRLR0 | R/W | | XXXXXXXX |
| 54н | Timer Control Status Register 1 | TMCSR1 | R/W | | 0 0 0 0 0 0 0 0 _B |
| 55н | Timer Control Status Register 1 | TMCSR1 | R/W | | 0000 _B |
| 56н | Timer Register 1/Reload Register 1 | TMR1/ TMRLR1 | R/W | 16-bit Reload Timer 1 | XXXXXXXX |
| 57н | Timer Register 1/Reload Register 1 | TMR1/ TMRLR1 | R/W | | XXXXXXXX |
| 58н | Output Compare Control Status Register 0 | OCS0 | R/W | Output | 000000 |
| 59н | Output Compare Control Status Register 1 | OCS1 | R/W | Compare 0/1 | 00000 |
| 5Ан | Output Compare Control Status Register 2 | OCS2 | R/W | Output | 0 0 0 0 0 0 _B |
| 5Вн | Output Compare Control Status Register 3 | OCS3 | R/W | Compare 2/3 | 00000 _B |
| 5Сн | Input Capture Control Status Register 0/1 | ICS01 | R/W | Input Capture 0/1 | 0 0 0 0 0 0 0 0в |
| 5Dн | Input Capture Control Status Register 2/3 | ICS23 | R/W | Input Capture 2/3 | 0 0 0 0 0 0 0 0 _B |
| 5Ен | PWM Control Register 0 | PWC0 | R/W | Stepping Motor Controller 0 | 0 0 0 0 0 0 _B |
| 5 Fн | | Reserved | | | |
| 60н | PWM Control Register 1 | PWC1 | R/W | Stepping Motor Controller 1 | 0 0 0 0 0 0в |
| 61н | | Reserved | | | |
| 62н | PWM Control Register 2 | PWC2 | R/W | Stepping Motor Controller 2 | 0 0 0 0 0 0в |
| 63н | | Reserved | | | |
| 64н | PWM Control Register 3 | PWC3 | R/W | Stepping Motor Controller 3 | 0 0 0 0 0 0в |
| 65н | | Reserved | | | |
| 66н | Timer Data Register (low-order) | TCDT | R/W | | 0 0 0 0 0 0 0 0 _B |
| 67н | Timer Data Register (high-order) | TCDT | R/W | IO Timer | 0 0 0 0 0 0 0 0 _B |
| 68н | Timer Control Status Register | TCCS | R/W | | 0 0 0 0 0 0 0 0 _B |
| 69н to 6Ен | | Reserved | | | |

(Continued)

| Address | Register | Abbreviation | Access | Peripheral | Initial value | |
|------------------------------------|--|------------------|------------------------|-------------------------------------|------------------------------|--|
| 6 Fн | ROM Mirror Function Selection Register | ROMM | R/W | ROM Mirror | 1в | |
| 70н | PWM1 Compare Register 0 | PWC10 | R/W | | XXXXXXXXB | |
| 71н | PWM2 Compare Register 0 | PWC20 | R/W | Stepping Motor | XXXXXXXX | |
| 72н | PWM1 Select Register 0 | PWS10 | R/W | Controller 0 | 000000 | |
| 73н | PWM2 Select Register 0 | PWS20 | R/W | | _ 0 0 0 0 0 0 0 В | |
| 74н | PWM1 Compare Register 1 | PWC11 | R/W | | XXXXXXXXB | |
| ^{1U.co} 75 н | PWM2 Compare Register 1 | PWC21 | R/W | Stepping Motor | XXXXXXXX | |
| 76н | PWM1 Select Register 1 | PWS11 | R/W | Controller 1 | 000000 | |
| 77н | PWM2 Select Register 1 | PWS21 | R/W | | _ 0 0 0 0 0 0 0 _B | |
| 78н | PWM1 Compare Register 2 | PWC12 | R/W | | XXXXXXXX | |
| 79н | PWM2 Compare Register 2 | PWC22 | R/W | Stepping Motor | XXXXXXXXB | |
| 7Ан | PWM1 Select Register 2 | PWS12 | R/W | Controller 2 | 000000 _B | |
| 7Вн | PWM2 Select Register 2 | PWS22 | R/W | | _ 0 0 0 0 0 0 0 _B | |
| 7Сн | PWM1 Compare Register 3 | PWC13 | R/W | | XXXXXXXX | |
| 7Dн | PWM2 Compare Register 3 | PWC23 | R/W | Stepping Motor | XXXXXXXX | |
| 7Ен | PWM1 Select Register 3 | PWS13 | R/W | Controller 3 | 000000 _B | |
| 7 Fн | PWM2 Select Register 3 | PWS23 | R/W | | _ 0 0 0 0 0 0 0 _B | |
| 80н to 8Fн | CAN Controller. | Refer to section | n about CAN Controller | | | |
| 90н to 9Dн | | Reserved | | | | |
| 9Ен | Program Address Detection Control Status Register | PACSR | R/W | Address Match Detection Function | 0 0 0 0 0 0 0 0 _B | |
| 9Fн | Delayed Interrupt/Request Register | DIRR | R/W | Delayed Interrupt | Ов | |
| А0н | Low-Power Mode Control Register | LPMCR | R/W | Low Power Controller | 00011000в | |
| А1н | Clock Selection Register | CKSCR | R/W | Low Power Controller | 11111100в | |
| А2 н to А7 н | | Reserved | | | | |
| А8н | Watchdog Timer Control Register | WDTC | R/W | Watchdog Timer | XXXXX 1 1 1 _B | |
| А9н | Time Base Timer Control Register | TBTC | R/W | Time Base Timer | 100100в | |
| AA _H to AD _H | | Reserved | | | ı | |
| АЕн | Flash Memory Control Status Register (MB90F598/F598G only. Otherwise reserved) | FMCS | R/W | Flash Memory | 000Х0000в | |
| AFн | | Reserved | 1 | | | |

(Continued)

| Address | Register | Abbreviation | Access | Peripheral | Initial value | |
|------------------|-------------------------------|-----------------------------|--------|---------------------------|---------------|--|
| В0н | Interrupt Control Register 00 | ntrol Register 00 ICR00 R/W | | 00000111в | | |
| В1н | Interrupt Control Register 01 | ICR01 | R/W | | 00000111в | |
| В2н | Interrupt Control Register 02 | ICR02 | R/W | Interrupt controller | 00000111в | |
| ВЗн | Interrupt Control Register 03 | ICR03 | R/W | | 00000111в | |
| В4н | Interrupt Control Register 04 | ICR04 | R/W | | 00000111в | |
| В5н | Interrupt Control Register 05 | ICR05 | R/W | | 00000111в | |
| 4U.0 B6 н | Interrupt Control Register 06 | ICR06 | R/W | | 00000111в | |
| В7н | Interrupt Control Register 07 | ICR07 | R/W | | 00000111в | |
| В8н | Interrupt Control Register 08 | ICR08 | R/W | | 00000111в | |
| В9н | Interrupt Control Register 09 | ICR09 | R/W | | 00000111в | |
| ВАн | Interrupt Control Register 10 | ICR10 | R/W | Interrupt controller | 00000111в | |
| ВВн | Interrupt Control Register 11 | ICR11 | R/W | | 00000111в | |
| ВСн | Interrupt Control Register 12 | ICR12 | R/W | | 00000111в | |
| ВОн | Interrupt Control Register 13 | ICR13 | R/W | | 00000111в | |
| ВЕн | Interrupt Control Register 14 | ICR14 | R/W | | 00000111в | |
| ВГн | Interrupt Control Register 15 | ICR15 | R/W | | 00000111в | |
| C0н to FFн | | Reser | ved | | , | |
| 1900н | Reload Register L | PRLL0 | R/W | | XXXXXXXX | |
| 1901н | Reload Register H | PRLH0 | R/W | 16-bit Programmable Pulse | XXXXXXXX | |
| 1902н | Reload Register L | PRLL1 | R/W | Generator 0/1 | XXXXXXXX | |
| 1903н | Reload Register H | PRLH1 | R/W | | XXXXXXXX | |
| 1904н | Reload Register L | PRLL2 | R/W | | XXXXXXXXB | |
| 1905н | Reload Register H | PRLH2 | R/W | 16-bit Programmable Pulse | XXXXXXXX | |
| 1906н | Reload Register L | PRLL3 | R/W | Generator 2/3 | XXXXXXXXB | |
| 1907н | Reload Register H | PRLH3 | R/W | | XXXXXXXX | |
| 1908н | Reload Register L | PRLL4 | R/W | | XXXXXXXXB | |
| 1909н | Reload Register H | PRLH4 | R/W | 16-bit Programmable Pulse | XXXXXXXXB | |
| 190Ан | Reload Register L | PRLL5 | R/W | Generator 4/5 | XXXXXXXX | |
| 190Вн | Reload Register H | PRLH5 | R/W | | XXXXXXXXB | |
| 190Сн | Reload Register L | PRLL6 | R/W | | XXXXXXXX | |
| 190Он | Reload Register H | PRLH6 | R/W | 16-bit Programmable Pulse | XXXXXXXX | |
| 190Ен | Reload Register L | PRLL7 | R/W | Generator 6/7 | XXXXXXXX | |
| 190Fн | Reload Register H | PRLH7 | R/W | | XXXXXXXX | |

(Continued)

(Continued)

| Ad | dress | Register | Abbreviation | Access | Peripheral | Initial value |
|----------|----------|--|--------------|--------|---------------------------|-----------------------|
| 19 | 910н | Reload Register L | PRLL8 | R/W | | XXXXXXXX |
| 19 | 911н | Reload Register H | PRLH8 | R/W | 16-bit Programmable Pulse | XXXXXXXX |
| 19 | 912н | Reload Register L | PRLL9 | R/W | Generator 8/9 | XXXXXXXX _B |
| 19 | 913н | Reload Register H | PRLH9 | R/W | | XXXXXXXX _B |
| 19 | 914н | Reload Register L | PRLLA | R/W | 16-bit Programmable | XXXXXXXX _B |
| el4U.com | 915н | Reload Register H | PRLHA | R/W | Pulse Generator A/B | XXXXXXXX _B |
| 19 | 916н | Reload Register L | PRLLB | R/W | 16-bit Programmable | XXXXXXXX _B |
| 19 | 917н | Reload Register H | PRLHB | R/W | Pulse Generator A/B | XXXXXXXX |
| 1918н | to 191Fн | | Res | served | | |
| 19 | 920н | Input Capture Register 0 (low-order) | IPCP0 | R | | XXXXXXX |
| 19 | 921н | Input Capture Register 0 (high-order) | IPCP0 | R | land October 0/4 | XXXXXXX |
| 19 | 922н | Input Capture Register 1 (low-order) | IPCP1 | R | Input Capture 0/1 | XXXXXXXXB |
| 19 | 923н | Input Capture Register 1 (high-order) | IPCP1 | R | | XXXXXXXXB |
| 19 | 924н | Input Capture Register 2 (low-order) | IPCP2 | R | | XXXXXXXXB |
| 19 | 925н | Input Capture Register 2 (high-order) | IPCP2 | R | Innut Conturo 2/2 | XXXXXXX |
| 19 | 926н | Input Capture Register 3 (low-order) | IPCP3 | R | Input Capture 2/3 | XXXXXXXXB |
| 19 | 927н | Input Capture Register 3 (high-order) | IPCP3 | R | | XXXXXXXXB |
| 19 | 928н | Output Compare Register 0 (low-order) | OCCP0 | R/W | | XXXXXXX |
| 19 | 929н | Output Compare Register 0 (high-order) | OCCP0 | R/W | Output Common 0/4 | XXXXXXXXB |
| 19 | 92Ан | Output Compare Register 1 (low-order) | OCCP1 | R/W | Output Compare 0/1 | XXXXXXXXB |
| 19 | 92Вн | Output Compare Register 1 (high-order) | OCCP1 | R/W | | XXXXXXXX |

(Continued)

(Continued)

| Í | (Continued) | | T . | 1 | | |
|--------------|-------------------------|--|--------------------|------------|--------------------|---------------|
| | Address | Register | Abbreviation | Access | Peripheral | Initial value |
| | 192Сн | Output Compare Register 2 (low-order) | OCCP2 | R/W | | XXXXXXXX |
| · | 192Dн | Output Compare Register 2 (high-order) | OCCP2 | R/W | Output Compare 2/3 | XXXXXXX |
| | 192Ен | Output Compare Register 3 (low-order) | OCCP3 | R/W | Output Compare 2/3 | XXXXXXX |
| vww.DataShee | 192 Fн 4U.com | Output Compare Register 3 (high-order) | OCCP3 | R/W | | XXXXXXX |
| | 1930н to 19FFн | | Res | served | | |
| | 1A00н to 1AFFн | CAN Cont | roller. Refer to s | section ab | out CAN Controller | |
| | 1В00н to 1ВFFн | CAN Cont | roller. Refer to s | section ab | out CAN Controller | |
| | 1С00н to 1EFFн | | Res | served | | |
| | 1FF0н | Program Address Detection Register 0 (low-order) | | | | XXXXXXX |
| | 1FF1⊦ | Program Address Detection Register 0 (middle-order) | PADR0 | R/W | | XXXXXXX |
| | 1FF2н | Program Address Detection Register 0 (high-order) | | | Address Match | XXXXXXXX |
| · | 1FF3н | Program Address Detection Register 1 (low-order) | | | Detection Function | XXXXXXX |
| | 1FF4⊦ | Program Address Detection Register 1 (middle-order) | PADR1 | R/W | | XXXXXXX |
| | 1FF5н | Program Address Detection Register 1 (high-order) | | | | XXXXXXX |
| | 1FF6н to 1FFFн | | Res | served | | |

Note: Initial value of "_" represents unused bit; "X" represents unknown value.

Addresses in the rage 0000H to 00FFH, which are not listed in the table, are reserved for the primary functions of the MCU. A read access to these reserved addresses results in reading "X", and any write access should not be performed.

■ CAN CONTROLLER

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
 - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- www.DataSheet4U.® Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as 1D acceptance mask
 - Two acceptance mask registers in either standard frame format or extended frame formats
 - Bit rate programmable from 10 Kbit/s to 2 Mbit/s (when input clock is at 16 MHz)

List of Control Registers

| Address | Register | Abbreviation | Access | Initial Value | |
|---------|------------------------------------|--------------|-----------|-------------------|--|
| 000080н | Message buffer valid register | BVALR | R/W | 00000000 00000000 | |
| 000081н | Wessage buller valid register | BVALK | 17/ 77 | 00000000 0000000 | |
| 000082н | Transmit request register | TREQR | R/W | 00000000 00000000 | |
| 000083н | — Transmit request register | INEQN | IX/VV | 00000000 0000000 | |
| 000084н | Transmit cancel register | TCANR | W | 0000000 00000000 | |
| 000085н | — Transmit cancer register | TOANK | VV | 00000000 0000000 | |
| 000086н | Transmit complete register | TCR | R/W | 0000000 00000000 | |
| 000087н | — Transmit complete register | TOR | IX/VV | 00000000 0000000 | |
| 000088н | Receive complete register | RCR | R/W | 0000000 00000000 | |
| 000089н | Receive complete register | KCK | IX/VV | 00000000 0000000B | |
| 00008Ан | Remote request receiving register | RRTRR | R/W | 0000000 00000000 | |
| 00008Вн | Tremote request receiving register | KIXTIXIX | 17/ 77 | 00000000 0000000 | |
| 00008Сн | Receive overrun register | ROVRR | R/W | 0000000 00000000 | |
| 00008Dн | Receive overruit register | KOVKK | IN/ V V | 00000000 0000000 | |
| 00008Ен | Receive interrupt enable register | RIER | R/W | 00000000 00000000 | |
| 00008Fн | Receive interrupt enable register | RIER | IX/VV | 00000000 0000000 | |
| 001В00н | Control status register | CSR | R/W, R | 00000 00-1в | |
| 001В01н | Control status register | COIX | 17/77, 17 | 0000 00-1в | |
| 001В02н | Last event indicator register | LEIR | R/W | 000-000в | |
| 001В03н | Last event indicator register | LEIK | FX/ V V | UUU-UUUB | |
| 001В04н | Receive/transmit error counter | RTEC | R | 0000000 0000000 | |
| 001В05н | Receive/transmit entor counter | KIEC | , K | 00000000 00000000 | |
| 001В06н | Dit timing register | BTR | R/W | 1111111 111111111 | |
| 001В07н | Bit timing register | BIK | K/VV | -1111111 1111111в | |

(Continued)

(Continued)

| Address | Register | Abbreviation | Access | Initial Value | |
|--------------------------------|---------------------------------------|--------------|---------|--|--|
| 001В08н | IDE register | IDER | R/W | XXXXXXXX XXXXXXXX | |
| 001В09н | TDE register | IDEN | IX/VV | XXXXXXXX XXXXXXX | |
| 001В0Ан | Transmit RTR register | TRTRR | R/W | 0000000 00000000 | |
| 001В0Вн | Transmit ix rix register | TIVITAL | IX/VV | 0000000 0000000B | |
| 001В0Сн | Remote frame receive waiting register | RFWTR | R/W | XXXXXXXX XXXXXXXX | |
| 001В0Он | Remote frame receive waiting register | KEWIK | IX/VV | VVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVV | |
| ^{4U.} 001В0Е н | Transmit interrupt enable register | TIER | R/W | 0000000 00000000 | |
| 001В0Гн | Transmit interrupt enable register | HER | IX/VV | 0000000 0000000B | |
| 001В10н | | | | XXXXXXXX XXXXXXXX | |
| 001В11н | Acceptance mask select register | AMSR | R/W | AAAAAAA AAAAAAA | |
| 001В12н | Acceptance mask select register | AMOK | IX/VV | XXXXXXXX XXXXXXXX | |
| 001В13н | | | | | |
| 001В14н | | | | XXXXXXXX XXXXXXXX | |
| 001В15н | Acceptance mask register 0 | AMR0 | R/W | AAAAAAA AAAAAAA | |
| 001В16н | Acceptance mask register o | AIVINO | IX/VV | XXXXX XXXXXXXX | |
| 001В17н | | | | | |
| 001В18н | | | | XXXXXXXX XXXXXXXX | |
| 001В19н | Acceptance mask register 1 | AMR1 | R/W | VVVVVVV VVVVVV | |
| 001В1Ан | Acceptance mask register i | AIVIT | FX/ V V | XXXXX XXXXXXXX | |
| 001В1Вн | | | | ^^^^^ | |

List of Message Buffers (ID Registers)

| Address | Register | Abbreviation | Access | Initial Value | |
|--------------------------------|---------------------|---------------|--|---|-----------------|
| 001A00н to 001A1Fн | General-purpose RAM | | R/W | XXXXXXXB to XXXXXXXXB | |
| 001А20н | | | | XXXXXXXX XXXXXXXX | |
| 001А21н | ID register 0 | IDR0 | R/W | XXXXXXX XXXXXXX | |
| 001А22н | | IDINO | 17,44 | XXXXX XXXXXXXXB | |
| 001A23н Shee <u>4LL.com</u> | | | | 700000 70000000 | |
| 001А24н | | | | XXXXXXXX XXXXXXXX | |
| 001А25н | ID register 1 | IDR1 | R/W | 700000000000000000000000000000000000000 | |
| 001А26н | | | 10,00 | XXXXX XXXXXXXXB | |
| 001А27н | | | | 70000 70000000 | |
| 001А28н | | | | XXXXXXXX XXXXXXXX | |
| 001А29н | ID register 2 | IDR2 | R/W | 7000000 700000000 | |
| 001А2Ан | TD register 2 | IDIXE | 10,44 | IX/VV | XXXXX XXXXXXXXB |
| 001А2Вн | | | | XXXX XXXXXXX | |
| 001A2Cн | | | | XXXXXXXX XXXXXXXX | |
| 001A2Dн | ID register 3 | IDR3 | R/W | XXXXXXX XXXXXXX | |
| 001А2Ен | Tib register 3 | IDING | | XXXXX XXXXXXXX _B | |
| 001A2Fн | | | | XXXX XXXXXXX | |
| 001А30н | | | | XXXXXXXX XXXXXXXX | |
| 001А31н | ID register 4 | IDR4 | R/W | AAAAAAAA AAAAAAAAA | |
| 001А32н | Tib register 4 | IDI(4 | 17/44 | XXXXX XXXXXXXX _B | |
| 001А33н | | | | VVVV VVVVVVVR | |
| 001А34н | | | | XXXXXXXX XXXXXXXXB | |
| 001А35н | ID register 5 | IDR5 | R/W | 7000000 700000000 | |
| 001А36н | Tib register 5 | IDINO | IX/VV | XXXXX XXXXXXXX _B | |
| 001А37н | | | | XXXXX XXXXXXXXXX | |
| 001А38н | | | | XXXXXXXX XXXXXXXX | |
| 001А39н | ID register 6 | er 6 IDR6 R/W | AAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAA | | |
| 001А3Ан | 15 logistor o | IDIO | 17,44 | XXXXX XXXXXXXXB | |
| 001А3Вн | | | | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | |
| 001А3Сн | | | | XXXXXXXX XXXXXXXX | |
| 001A3Dн | ID register 7 | IDR7 | R/W | AAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAA | |
| 001А3Ен | Togistor / | IDIXI | 13/ 7 7 | XXXXX XXXXXXXX _B | |
| 001А3Гн | | | | WWW WWWW | |

(Continued)

www.DataSheet46.zom

(Continued)

| (00 | iliiiueu) | | | | | |
|--------------------|-------------------|--------------------------|--------------|----------|---|--|
| Add | dress | Register | Abbreviation | Access | Initial Value | |
| 001 | 1А40н | | | | XXXXXXX XXXXXXXX | |
| 001 | 1А41н | ID register 8 | IDR8 | R/W | | |
| 001 | 1А42н | To Tegister 0 | IDINO | 17/77 | XXXXX XXXXXXXX | |
| 001 | 1А43н | | | | ////// | |
| 001 | 1А44н | | | | XXXXXXXX XXXXXXXX | |
| | 1А45н | ID register 9 | IDR9 | R/W | 7000000 70000000 | |
| neel4 00 1 | 1А46н | 15 regioter o | 151(0 | 10,77 | XXXXX XXXXXXXX | |
| 001 | 1А47н | | | | 70000 700000000 | |
| 001 | 1А48н | | | | XXXXXXXX XXXXXXXX | |
| 001 | 1А49н | ID register 10 | IDR10 | R/W | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | |
| 001 | 1А4Ан | 15 Toglotor To | 151(10 | 1 3/ 4 4 | XXXXX XXXXXXXX | |
| 001 | 1А4Вн | | | | 70000 700000000 | |
| 001 | 1А4Сн | | | | XXXXXXXX XXXXXXXX | |
| 001 | IA4D _H | ID register 11 | IDR11 | R/W | | |
| 001 | 1А4Ен | gioto: Ti | .5.(| 1 27 4 4 | XXXXX XXXXXXXX | |
| 001 | 1A4Fн | | | | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | |
| 001 | 1А50н | | | | XXXXXXXX XXXXXXXX | |
| | 1А51н | ID register 12 IDR12 R/W | | | | |
| | 1А52н | - g | | | XXXXX XXXXXXXX | |
| | 1А53н | | | | | |
| | 1А54н | | | | XXXXXXXX XXXXXXXX | |
| | 1А55н | ID register 13 | IDR13 | R/W | | |
| | 1А56н | Ŭ | | | XXXXX XXXXXXXXB | |
| - | 1А57н | | | | | |
| | 1А58н | | | | XXXXXXXX XXXXXXXX | |
| | 1А59н | ID register 14 | IDR14 | R/W | | |
| | 1А5Ан | - | | | XXXXX XXXXXXXX | |
| - | 1A5B _H | | | | | |
| | 1A5C _H | | | | XXXXXXXX XXXXXXXX | |
| | 1A5D _H | ID register 15 | IDR15 | R/W | | |
| | 1A5E _H | - | | | XXXXX XXXXXXXX | |
| 001 | 1A5Fн | | | | | |

List of Message Buffers (DLC Registers and Data Registers)

| Address | Register | Abbreviation | Access | Initial Value | |
|--------------------------|---------------------------|------------------|---------|------------------------------|--|
| 001А60н | DI C register 0 | DI CDO | DAM | VVVV | |
| 001А61н | - DLC register 0 | DLCR0 | R/W | XXXX _B | |
| 001А62н | DLC register 1 | DLCR1 | R/W | XXXX _B | |
| 001А63н | - DLC register i | DLCKT | R/VV | VVVR | |
| 001А64н | DLC register 2 | DLCR2 | R/W | XXXX _B | |
| 001А65н | DLO register 2 | DLGINZ | 17,77 | XXXXB | |
| 001А66н | - DLC register 3 | DLCR3 | R/W | ХХХХв | |
| 001А67н | DEG register 5 | DEGRO | 17,77 | XXXXB | |
| 001А68н | - DLC register 4 | DLCR4 | R/W | ХХХХв | |
| 001А69н | DEG register 4 | DLCI(4 | 17/ 7/ | XXXXB | |
| 001А6Ан | - DLC register 5 | DLCR5 | R/W | ХХХХв | |
| 001А6Вн | DEC register 3 | DLONG | 17/ 7/ | XXXXB | |
| 001А6Сн | DLC register 6 | DLCR6 | R/W | ХХХХв | |
| 001А6Дн | - DEC register o | DLCKO | IN/VV | VVVR | |
| 001А6Ен | DLC register 7 | DLCR7 | R/W | ХХХХв | |
| 001А6Гн | - DLC register / | DLCK/ | IN/VV | VVVR | |
| 001А70н | - DLC register 8 | ster 8 DLCR8 R/W | R/W | XXXX | |
| 001А71н | DEC register o | DLONG | 17,77 | | |
| 001А72н | - DLC register 9 | DLCR9 | R/W | ХХХХв | |
| 001А73н | DEG register 9 | DEGRE | 17,77 | ////// | |
| 001А74н | DLC register 10 | DLCR10 | R/W | XXXX _B | |
| 001А75н | DEC register 10 | DECITIO | 17,77 | ////// | |
| 001А76н | DLC register 11 | DLCR11 | R/W | XXXX _B | |
| 001А77н | DEO register 11 | DEGITT | 17,77 | XXXXX | |
| 001А78н | DLC register 12 | DLCR12 | R/W | XXXX _B | |
| 001А79н | DEO register 12 | DEGICIZ | 10,77 | /////ID | |
| 001А7Ан | - DLC register 13 | DLCR13 | R/W | XXXX _B | |
| 001А7Вн | DEO TOGISTO TO | DEGICIO | 17/ 7 7 | /////D | |
| 001А7Сн | - DLC register 14 | DLCR14 | R/W | XXXX _B | |
| 001А7Dн | 220 10gloto: 1 T | DEGICIT | 17,44 | /////ID | |
| 001А7Ен | - DLC register 15 | DLCR15 | R/W | XXXX _B | |
| 001А7Гн | DEO TOGISTO TO | DEGICIO | 17/ 7 7 | /////D | |
| 001A80н to 001A87н | Data register 0 (8 bytes) | DTR0 | R/W | XXXXXXXXB to XXXXXXXXB | |

(Continued)

(Continued)

| Address | Register | Abbreviation | Access | Initial Value |
|-------------------------------|----------------------------|--------------|--------|------------------------------|
| 001A88н to 001A8Fн | Data register 1 (8 bytes) | DTR1 | R/W | XXXXXXXXB to XXXXXXXXB |
| 001A90н to 001A97н | Data register 2 (8 bytes) | DTR2 | R/W | XXXXXXXB to XXXXXXXXB |
| 001A98н 4U.coto 001A9Fн | Data register 3 (8 bytes) | DTR3 | R/W | XXXXXXXXB to XXXXXXXXB |
| 001AA0н to 001AA7н | Data register 4 (8 bytes) | DTR4 | R/W | XXXXXXXB to XXXXXXXXB |
| 001AA8н to 001AAFн | Data register 5 (8 bytes) | DTR5 | R/W | XXXXXXXB to XXXXXXXXB |
| 001AB0н to 001AB7н | Data register 6 (8 bytes) | DTR6 | R/W | XXXXXXXB to XXXXXXXXB |
| 001AB8н to 001ABFн | Data register 7 (8 bytes) | DTR7 | R/W | XXXXXXXB to XXXXXXXXB |
| 001AC0н to 001AC7н | Data register 8 (8 bytes) | DTR8 | R/W | XXXXXXXB to XXXXXXXXB |
| 001AC8н to 001ACFн | Data register 9 (8 bytes) | DTR9 | R/W | XXXXXXXB to XXXXXXXXB |
| 001AD0н to 001AD7н | Data register 10 (8 bytes) | DTR10 | R/W | XXXXXXXXB to XXXXXXXXB |
| 001AD8н to 001ADFн | Data register 11 (8 bytes) | DTR11 | R/W | XXXXXXXXB to XXXXXXXXB |
| 001AE0н to 001AE7н | Data register 12 (8 bytes) | DTR12 | R/W | XXXXXXXB to XXXXXXXXB |
| 001AE8н to 001AEFн | Data register 13 (8 bytes) | DTR13 | R/W | XXXXXXXXB to XXXXXXXXB |
| 001AF0н to 001AF7н | Data register 14 (8 bytes) | DTR14 | R/W | XXXXXXXXB to XXXXXXXXB |
| 001AF8н to 001AFFн | Data register 15 (8 bytes) | DTR15 | R/W | XXXXXXXB to XXXXXXXXB |

www.DataSheet4bgom

■ INTERRUPT MAP

| Intamot = = | El ² OS | Interru | pt vector | Interrupt control register | | |
|--------------------------------|--------------------|---------|---------------------|----------------------------|---------|--|
| Interrupt source | clear | Number | Address | Number | Address | |
| Reset | N/A | # 08 | FFFFDCH | | | |
| INT9 instruction | N/A | # 09 | FFFFD8 _H | | | |
| Exception | N/A | # 10 | FFFFD4 _H | | | |
| CAN RX | N/A | # 11 | FFFFD0 _H | ICDOO | 000000 | |
| CAN TX/NS | N/A | # 12 | FFFFCCH | ICR00 | 0000В0н | |
| External Interrupt (INT0/INT1) | *1 | # 13 | FFFFC8 _H | ICD04 | 0000D4 | |
| Time Base Timer | N/A | # 14 | FFFFC4 _H | ICR01 | 0000В1н | |
| 16-bit Reload Timer 0 | *1 | # 15 | FFFFC0 _H | ICDO2 | 000000 | |
| 8/10-bit A/D Converter | *1 | # 16 | FFFFBCH | ICR02 | 0000В2н | |
| I/O Timer | N/A | # 17 | FFFFB8 _H | ICDO2 | 000000 | |
| External Interrupt (INT2/INT3) | *1 | # 18 | FFFFB4 _H | ICR03 | 0000ВЗн | |
| Serial I/O | *1 | # 19 | FFFFB0 _H | IOD04 | 0000004 | |
| External Interrupt (INT4/INT5) | *1 | # 20 | FFFFACH | ICR04 | 0000В4н | |
| Input Capture 0 | *1 | # 21 | FFFFA8 _H | ICDOE | 0000В5н | |
| 8/16-bit PPG 0/1 | N/A | # 22 | FFFFA4 _H | ICR05 | | |
| Output Compare 0 | *1 | # 23 | FFFFA0 _H | IODOO | 0000В6н | |
| 8/16-bit PPG 2/3 | N/A | # 24 | FFFF9C _H | ICR06 | | |
| External Interrupt (INT6/INT7) | *1 | # 25 | FFFF98 _H | 10007 | 0000В7н | |
| Input Capture 1 | *1 | # 26 | FFFF94 _H | ICR07 | | |
| 8/16-bit PPG 4/5 | N/A | # 27 | FFFF90 _H | IODOO | 000000 | |
| Output Compare 1 | *1 | # 28 | FFFF8C _H | ICR08 | 0000В8н | |
| 8/16-bit PPG 6/7 | N/A | # 29 | FFFF88 _H | IODOO | 000000 | |
| Input Capture 2 | *1 | # 30 | FFFF84 _H | ICR09 | 0000В9н | |
| 8/16-bit PPG 8/9 | N/A | # 31 | FFFF80 _H | ICD40 | 000000 | |
| Output Compare 2 | *1 | # 32 | FFFF7C _H | ICR10 | 0000ВАн | |
| Input Capture 3 | *1 | # 33 | FFFF78 _H | ICD44 | 000000 | |
| 8/16-bit PPG A/B | N/A | # 34 | FFFF74 _H | ICR11 | 0000ВВн | |
| Output Compare 3 | *1 | # 35 | FFFF70 _H | IOD40 | 000000 | |
| 16-bit Reload Timer 1 | *1 | # 36 | FFFF6C _H | ICR12 | 0000ВСн | |
| UART 0 RX | *2 | # 37 | FFFF68 _H | ICD40 | 000000 | |
| UART 0 TX | *1 | # 38 | FFFF64 _H | ICR13 | 0000ВДн | |
| UART 1 RX | *2 | # 39 | FFFF60 _H | ICD4.4 | 00000 | |
| UART 1 TX | *1 | # 40 | FFFF5C _H | ICR14 | 0000ВЕн | |
| Flash Memory | N/A | # 41 | FFFF58 _H | ICD45 | 00000 | |
| Delayed interrupt | N/A | # 42 | FFFF54 _H | ICR15 | 0000ВFн | |

- *1: The interrupt request flag is cleared by the El²OS interrupt clear signal.
- *2: The interrupt request flag is cleared by the El²OS interrupt clear signal. A stop request is available.

N/A:The interrupt request flag is not cleared by the El²OS interrupt clear signal.

- Note: For a peripheral module with two interrupt for a single interrupt number, both interrupt request flags are cleared by the El²OS interrupt clear signal.
 - At the end of El²OS, the El²OS clear signal will be asserted for all the interrupt flags assigned to the same interrupt number. If one interrupt flag starts the El2OS and in the meantime another interrupt flag is set by hardware event, the later event is lost because the flag is cleared by the El²OS clear signal caused by the first event. So it is recommended not to use the El²OS for this interrupt number.
- www.DataSheet4U.com If El2OS is enabled, El2OS is initiated when one of the two interrupt signals in the same interrupt control register (ICR) is asserted. This means that different interrupt sources share the same El²OS Descriptor which should be unique for each interrupt source. For this reason, when one interrupt source uses the El²OS, the other interrupt should be disabled.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = AVss = 0 V)

| Parameter | Symbol | Rat | ing | Unit | Remarks | | |
|---------------------------------------|-------------------|-----------|-----------|------|---|--|--|
| i didiletei | Gyllibol | Min. | Max. | | Remarks | | |
| | Vcc | | Vss + 6.0 | V | | | |
| | AVcc | Vss - 0.3 | Vss + 6.0 | V | Vcc = AVcc *1 | | |
| Power supply voltage | AVRH, | Vss - 0.3 | Ves ± 6.0 | V | AVcc ≥ AVRH/L, | | |
| | AVRL | | | - | AVRH ≥ AVRL *1 | | |
| 4U.com | DVcc | | Vss + 6.0 | V | Vcc ≥ DVcc | | |
| Input voltage | Vı | Vss - 0.3 | | V | *2 | | |
| Output voltage | Vo | Vss - 0.3 | | V | *2 | | |
| Clamp Current | CLAMP | -2.0 | 2.0 | mΑ | | | |
| "L" level max. output current | lol1 | _ | 15 | mΑ | Normal output *3 | | |
| "L" level avg. output current | lolav1 | _ | 4 | mΑ | Normal output, average value *4 | | |
| "L" level max. output current | lol2 | _ | 40 | mΑ | High current output *3 | | |
| "L" level avg. output current | lolav2 | _ | 30 | mΑ | High current output, average value *4 | | |
| "L" level max. overall output current | ∑lol1 | _ | 100 | mΑ | Total normal output | | |
| "L" level max. overall output current | ∑l _{OL2} | | 330 | mΑ | Total high current output | | |
| "L" level avg. overall output current | \sum lolav1 | _ | 50 | mΑ | Total normal output, average value *5 | | |
| "L" level avg. overall output current | Σ lolav2 | | 250 | mA | Total high current output, average value *5 | | |
| "H" level max. output current | І он1 | _ | -15 | mΑ | Normal output *3 | | |
| "H" level avg. output current | lohav1 | _ | -4 | mΑ | Normal output, average value *4 | | |
| "H" level max. output current | 10н2 | _ | -40 | mΑ | High current output *3 | | |
| "H" level avg. output current | lohav2 | _ | -30 | mΑ | High current output, average value *4 | | |
| "H" level max. overall output current | ∑loн1 | _ | -100 | mΑ | Total normal output | | |
| "H" level max. overall output current | ∑lo _{H2} | _ | -330 | mΑ | Total high current output | | |
| "H" level avg. overall output current | ∑Iohav1 | _ | -50 | mΑ | Total normal output, average value *5 | | |
| "H" level avg. overall output current | Σ lohav2 | _ | -250 | mA | Total high current output, average value *5 | | |
| Power consumption | Pp | _ | 500 | mW | MB90F598/F598G | | |
| · | | | 400 | mW | MB90598 | | |
| Operating temperature | TA | -40 | +85 | °C | | | |
| Storage temperature | Тѕтс | -55 | +150 | °C | | | |

^{*1:} AVcc, AVRL and AVRL does not exceed Vcc and AVRL does not exceed AVRH.

Note: Average output current = operating current \times operating efficiency

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2:} V_I and V_O should not exceed V_{CC} + 0.3V. V_I should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supercedes the V_I rating.

^{*3:} The maximum output current is a peak value for a corresponding pin.

^{*4:} Average output current is an average current value observed for a 100 ms period for a corresponding pin.

^{*5:} Total average current is an average current value observed for a 100 ms period for all corresponding pins.

2. Recommended Conditions

(Vss = AVss = 0 V)


| Parameter | Symbol | | Value | | Unit | Remarks | |
|-----------------------|--------|-------|-------|------|------|---------------------------------|--|
| Faranietei | Symbol | Min. | Тур. | Max. | Onit | ixemarks | |
| Power supply voltage | Vcc | 4.5 | 5.0 | 5.5 | V | Under normal operation | |
| Fower supply voltage | AVcc | 3.0 | _ | 5.5 | V | Maintains RAM data in stop mode | |
| Smooth capacitor | Cs | 0.022 | 0.1 | 1.0 | μF | * | |
| Operating temperature | TA | -40 | _ | +85 | °C | | |

www.DataShee*: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The smoothing capacitor to be connected to the Vcc pin must have a capacitance value higher than Cs.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.



3. DC Characteristics

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0V, T_A = -40 °C to +85 °C)$

| D | Sym- | D ' | (VCC = 3.0 V | | Value | , | | Bomorko |
|---------------------------|------------------|---|---|--------------|-------|-------------|----------|---------------------|
| Parameter | bol | Pin name | Condition | Min. | Тур. | Max. | Unit | Remarks |
| Input H voltage | Vihs | CMOS hysteresis input pin | _ | 0.8 Vcc | _ | Vcc +0.3 | V | |
| input 11 voltage | Vінм | MD input pin | _ | Vcc - 0.3 | _ | Vcc +0.3 | V | |
| 4U.com Input L voltage | VILS | CMOS hysteresis input pin | _ | Vss – 0.3 | _ | 0.2 Vcc | V | |
| Input L voltage | VILM | MD input pin | _ | Vss - 0.3 | _ | Vss +0.3 | V | |
| Output H voltage | Vон1 | Output pins except P70 to P87 | $V_{CC} = 4.5 \text{ V},$ $I_{OH1} = -4.0 \text{ mA}$ | Vcc - 0.5 | _ | _ | V | |
| Output H voltage | V _{OH2} | P70 to P87 | $V_{CC} = 4.5 \text{ V},$ $I_{OH2} = -30.0 \text{ mA}$ | Vcc - 0.5 | _ | _ | V | |
| Output L voltage | V _{OL1} | Output pins except P70 to P87 | $V_{CC} = 4.5 \text{ V},$ $I_{OL1} = 4.0 \text{ mA}$ | | _ | 0.4 | V | |
| Output L voltage | V _{OL2} | P70 to P87 | $V_{CC} = 4.5 \text{ V},$ $I_{OL2} = 30.0 \text{ mA}$ | | _ | 0.5 | > | |
| Input leak current | lш | | Vcc = 5.5 V, Vss < Vı < Vcc | - 5 | _ | 5 | μΑ | |
| | | | $Vcc = 5.0 V \pm 10\%$ | _ | 35 | 60 | mA | MB90598 |
| | Icc | | Internal frequency: 16 MHz, | _ | 50 | 90 | mA | MB90F598 |
| | | | At normal operating | _ | 40 | 60 | mΑ | MB90F598G |
| | Iccs | | Vcc = 5.0 V±10%, Internal frequency: 16 MHz, At sleep | _ | 11 | 18 | mA | |
| Power supply current * | Істѕ | Vcc | Vcc = 5.0 V±1%, Internal frequency: 2 MHz, At timer mode | _ | 0.3 | 0.6 | mA | |
| | Іссн | | Vcc = 5.0 V±10%, At stop, T _A = 25°C | _ | _ | 20 | μΑ | |
| | Іссн2 | | Vcc = 5.0 V±10%, At Hardware stand- | _ | _ | 20 | μΑ | MB90598 MB90F598 |
| | | | by mode, TA = 25°C | _ | 50 | 100 | μΑ | MB90F598G |
| Input capacity | Cin | Other than C, AVcc, AVss, AVRH, AVRL, Vcc, Vss, DVcc, DVss, P70 to P87 | _ | _ | 5 | 15 | pF | |
| | | P70 to P87 | _ | _ | 15 | 30 | pF | |

^{*:} Current values are tentative and subject to change without notice according to improvements in the characteristics. The power supply current testing conditions are when using the external clock.

4. AC Characteristics


(1) Clock Timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0V, T_A = -40 °C to +85 °C)$


| Parameter | Symbol | Pin name | | Value | | Unit | Remarks |
|--------------------------------|--------------|--------------|------|-------|------|-------|-----------------------------------|
| rarameter | Syllibol | riii iiaiiie | Min. | Тур. | Max. | Ollit | Neillai NS |
| Oscillation frequency | fc | X0, X1 | 3 | _ | 5 | MHz | When using an oscillation circuit |
| Oscillation frequency | IC. | 70, 71 | 3 | | 16 | MHz | When using an external clock |
| Oscillation cycle time | t cyL | X0, X1 | 200 | _ | 333 | ns | When using an oscillation circuit |
| 4U.com | lCYL. | Λυ, Λ1 | 62.5 | | 333 | ns | When using an external clock |
| Frequency deviation with PLL * | Δf | _ | _ | _ | 5 | % | |
| Input clock pulse width | Pwh, PwL | X0 | 10 | _ | _ | ns | Duty ratio is about 30 to 70%. |
| Input clock rise and fall time | tcr, tcf | X0 | _ | _ | 5 | ns | When using external clock |
| Machine clock frequency | f CP | _ | 1.5 | _ | 16 | MHz | |
| Machine clock cycle time | t CP | _ | 62.5 | _ | 666 | ns | |


^{*:} Frequency deviation indicates the maximum frequency difference from the target frequency when using a multiplied clock.


$$\Delta f = \frac{|\alpha|}{fo} \times 100\%$$
 Central frequency fo
$$-\alpha$$




Example of Oscillation circuit







AC characteristics are set to the measured reference voltage values below.



(2) Reset and Hardware Standby Input

 $(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0V, T_A = -40 °C to +85 °C)$


| Parameter | Symbol | Symbol Pin name Value | | | Unit | Remarks | |
|-----------------------------|---------------|-----------------------|---|------|------|------------------------|--|
| raiailletei | Syllibol | Filitiallie | Min. | Max. | | Kemarks | |
| | | | 16 tcp*1 | - | ns | Under normal operation | |
| Reset input time | t RSTL | RST | Oscillation time of oscillator*2 + 16 tcp*1 | _ | ms | In stop mode | |
| | | | 16 tcp*1 | | ns | Under normal operation | |
| Hardware standby input time | t HSTL | HST | Oscillation time of oscillator*2 + 16 tcp*1 | | ms | In stop mode | |

^{*1: &}quot;tcp" represents one cycle time of the machine clock.

No reset can fully initialize the Flash Memory if it is performing the automatic algorithm.

*2: Oscillation time of oscillator is time that the amplitude reached the 90%.

In the crystal oscillator, the oscillation time is between several ms to tens of ms. In FAR / ceramic oscillator, the oscillation time is between hundreds of μs to several ms. In the external clock, the oscillation time is 0 ms.



(3)Power On Reset


 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0V, T_A = -40 °C to +85 °C)$

| Parameter | Symbol | Pin name | Condition | Va | lue | Unit | Remarks |
|--------------------|--------------|--------------|-----------|------|------|-------|-----------------------------|
| Farameter | Syllibol | riii iiaiiie | Condition | Min. | Max. | Oilit | Remarks |
| Power on rise time | t R | Vcc | | 0.05 | 30 | ms | * |
| Power off time | t off | Vcc | _ | 50 | _ | ms | Due to repetitive operation |

^{*:} Vcc must be kept lower than 0.2 V before power-on.

Note: • The above values are used for creating a power-on reset.

• Some registers in the device are initialized only upon a power-on reset. To initialize these register, turn on the power supply using the above values.





(4) UART0/1, Serial I/O Timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0V, T_A = -40 °C to +85 °C)$

| Parameter | Symbol | Pin name | Condition | Va | lue | Unit | Remarks |
|--|---------------|-------------------------------|--|-------|------|-------|---------|
| raiailletei | Syllibol | Fill Hallie | Condition | Min. | Max. | Oilit | Remarks |
| Serial clock cycle time | t scyc | SCK0 to SCK2 | | 8 tcp | _ | ns | |
| $SCK \downarrow \Rightarrow SOT$ delay time | tsLov | SCK0 to SCK2, SOT0 to SOT2 | Internal clock oper- | -80 | 80 | ns | |
| Valid SIN ⇒ SCK ↑ | t ıvsh | SCK0 to SCK2, SIN0 to SIN2 | ation output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}.$ | 100 | _ | ns | |
| SCK ↑ ⇒ Valid SIN hold time | t sнıx | SCK0 to SCK2, SIN0 to SIN2 | | 60 | _ | ns | |
| Serial clock "H" pulse width | t shsl | SCK0 to SCK2 | | 4 tcp | _ | ns | |
| Serial clock "L" pulse width | t slsh | SCK0 to SCK2 | | 4 tcp | _ | ns | |
| $SCK\downarrow\ \Rightarrow\ SOT\ delay\ time$ | tsLov | SCK0 to SCK2, SOT0 to SOT2 | External clock operation output pins are | | 150 | ns | |
| Valid SIN ⇒ SCK ↑ | t ıvsh | SCK0 to SCK2, SIN0 to SIN2 | C _L = 80 pF + 1 TTL. | 60 | _ | ns | |
| SCK ↑ ⇒ Valid SIN hold time | t sнıx | SCK0 to SCK2, SIN0 to SIN2 | | 60 | | ns | |

- Note: 1. AC characteristic in CLK synchronized mode.
 - 2. C_L is load capacity value of pins when testing.
 - 3. tcp is the machine cycle (Unit: ns).






(5) Timer Input Timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0V, T_A = -40 °C to +85 °C)$


| Parameter | Symbol Pin name Condition | | Val | lue | Unit | Remarks | |
|-------------------|---------------------------|---------------|-----------|---------------|------|---------|---------|
| i arameter | Gyillboi | 1 III IIaiiie | Condition | Min. | Max. | Oiiit | Kemarks |
| Input pulse width | t TIWH | TIN0, TIN1 | | 4 tcp | | nc | |
| input puise width | t TIWL | IN0 to IN3 | _ | 4 (CP | _ | ns | |



(6) Trigger Input Timing

 $(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0V, T_A = -40 °C to +85 °C)$


| Parameter | Symbol | Pin name | Condition | Value | | Unit | Remarks |
|-------------------|---------------|--------------|-----------|-------------------|------|-------|------------------------|
| raiailletei | Symbol | Fili lialile | Condition | Min. | Max. | Oilit | iveillai ks |
| Input pulse width | t TRGH | INT0 to | | 5 t _{CP} | _ | ns | Under normal operation |
| Input puise width | t trgl | INT7, ADTG | _ | 1 | 1 | μs | In stop mode |



(7) Slew Rate High Current Outputs

 $(Vcc = 5.0 V\pm 10 \%, Vss = AVss = 0V, TA = -40 °C to +85 °C)$

| Parameter | Symbol | Pin name | Condition | | Value | Unit | Remarks | |
|-----------------------|----------------------------|-------------------------------------|-----------|------|-------|------|---------|-------------|
| i arameter | Symbol | OI FIII IIaille | Condition | Min. | Тур. | Max. | Oiiit | INCIIIAI NO |
| Output Rise/Fall time | t R2 t F2 | Port P70 to P77, Port P80 to P87 | _ | 15 | 40 | 150 | ns | |



5. A/D Converter

(Vcc = AVcc = $5.0 \text{ V} \pm 10\%$, Vss = AVss = 0 V, $3.0 \text{ V} \le \text{AVRH} - \text{AVRL}$, $T_A = -40 \,^{\circ}\text{C}$ to $+85 \,^{\circ}\text{C}$)

| Doromotor | Symbol | Din nama | | Value | | Unit | Remarks |
|------------------------------------|------------|------------|------------|------------|------------|------|--|
| Parameter | Symbol | Pin name | Min. | Тур. | Max. | Unit | Remarks |
| Resolution | _ | _ | _ | | 10 | bit | |
| Conversion error | _ | _ | _ | _ | ±5.0 | LSB | |
| Nonlinearity error | _ | _ | _ | _ | ±2.5 | LSB | |
| Differential linearity error | _ | _ | _ | _ | ±1.9 | LSB | |
| Zero transition voltage | Vот | AN0 to AN7 | AVRL – 3.5 | AVRL +0.5 | AVRL + 4.5 | mV | |
| Full scale transition voltage | VFST | AN0 to AN7 | AVRH – 6.5 | AVRH – 1.5 | AVRH + 1.5 | mV | |
| Conversion time | _ | _ | _ | 352tc₽ | _ | ns | |
| Sampling time | _ | _ | _ | 64tcp | _ | ns | |
| Analog port input current | IAIN | AN0 to AN7 | -10 | _ | 10 | μΑ | |
| Analog input voltage range | Vain | AN0 to AN7 | AVRL | _ | AVRH | V | |
| Reference voltage range | _ | AVRH | AVRL + 2.7 | _ | AVcc | V | |
| Reference voltage range | _ | AVRL | 0 | _ | AVRH – 2.7 | V | |
| Power supply current | lΑ | AVcc | _ | 5 | _ | mA | |
| Fower supply current | Іан | AVcc | _ | _ | 5 | μΑ | * |
| Reference voltage current | I R | AVRH | _ | 400 | 600 | μΑ | MB90V595 MB90V595G MB90F598 MB90F598G |
| | | | _ | 140 | 600 | μΑ | MB90598 |
| | IRH | AVRH | _ | _ | 5 | μΑ | * |
| Offset between input chan- nels | | AN0 to AN7 | | | 4 | LSB | |

^{*:} When not operating A/D converter, this is the current (Vcc = AVcc = AVRH = 5.0 V) when the CPU is stopped.


6. A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter

Linearity error: The deviation of the straight line connecting the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" \leftrightarrow "11 1111 1111") from actual conversion characteristics


Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



(Continued)

(Continued)




7. Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions,:

- Output impedance values of the external circuit of 15 kΩ or lower are recommended.
- When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = $4.00 \, \mu s$ @machine clock of 16 MHz).




Error

The smaller the | AVRH – AVRL |, the greater the error would become relatively.

■ ORDERING INFORMATION

| Part number | Package | Remarks |
|--|---------------------------------------|----------------|
| MB90598PF MB90F598PF MB90F598GPF | 100-pin Plastic QFP (FPT-100P-M06) | |
| MB90V595CR MB90V595GCR | 256-pin Ceramic PGA (PGA-256C-A01) | For evaluation |

■ PACKAGE DIMENSION



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan

Tel: +81-3-5322-3347 Fax: +81-3-5322-3386 http://edevice.fujitsu.com/

North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A.

Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10,

D-63303 Dreieich-Buchschlag,

Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://www.fujitsu-fme.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan, New Tech Park,

Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmap.com.sg/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu, Seoul 135-280

Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0101

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.