


Description

The L64814 Floating-Point Unit (FPU) is a high-performance, CMOS implementation of the SPARC (Scalable Processor ARChitecture) FPU. The FPU combines a floating-point controller with a high-throughput floating-point processor to provide a single-chip floating-point solution for SPARC-based systems.

The FPU implements the IEEE 754-1985 standard for floating-point arithmetic. It operates concurrently with the IU to execute single- and double-precision floating-point operations, as well as register-to-register move instructions, floating-point loads and stores, and floating-point queue and state register instructions. Supported floating-point operations are: add, subtract, multiply, divide, square root, compare, and convert. Each instruction not implemented in the L64814 hardware generates an instruction trap, so that the instruction can be emulated in software. Note that the FPU handles all IEEE exceptions in hardware, except for denormals in the floating-point multiplier unit.

The L64814 FPU is part of the LSI Logic L64811 Chip Family which implements and supports SPARC-based system development.



L64814 Die

Features

 High-performance operation – Provides doubleprecision Linpack floating-point operation at:

Device	Performance
L64814-25 MHz	3.8 MFlops
L64814-33 MHz	5.0 MFlops
L64814-40 MHz	6.0 MFlops

 Low-cost solution – Integrates a floating-point controller and floating-point processor on a single chip for cost-efficient system implementation

- Wide range of operating frequencies 25, 33, and 40 MHz versions
- Implements IEEE exception handling directly in hardware
- 64-bit wide internal datapath for all floatingpoint operations results in highly efficient double-precision performance
- Connects directly to the L64811 Integer Unit (IU).
- Pin-compatible with the Weitek Abacus 3171 and Texas Instruments TMS390C602 floatingpoint units
- Advanced, 143-pin cavity-up plastic or ceramic pin grid array package

L64814 Floating-Point Unit (FPU) Preliminary

Interconnect Diagram

Figure 1 shows the FPU, the L64811 Integer Unit (IU), and the L64815 Memory Management,

Cache Control, and Cache Tags Unit (MCT) in a system configuration.




Figure 1. FPU-IU-MCT System Interconnect Diagram

Instruction Set

The SPARC architecture specifies a complete set of instructions for a SPARC-compatible FPU. An FPU which executes the floating-point instruction set may actually implement a subset of the instructions in hardware, and trap any instructions which are not implemented in hardware; the system software then performs the trapped instructions. The L64814 implements in hardware all SPARC floating-point instructions which operate on integer, single-precision, and double-precision data. It traps all extended-

precision floating-point instructions for execution in software.

Table 1 lists the FPU instruction set, which includes the floating-point load, store, and floating-point operate (FPop) instructions. Table 2 shows the cycle count for the FPops. Note that the cycle count for floating-point load and store instructions varies depending on several factors, including the precision of the data and the availability of the instruction and data.

L64814 Floating-Point Unit (FPU) Preliminary

Instruction Set (Continued)

Table 1. FPU Instruction Set

Mnemonic	Instruction
FiTO(s,d,x ¹)	Convert integer to (single, double, extended ¹)-precision floating-point
F(s,d,x ¹)TOi	Convert (single, double, extended 1)-precision floating-point to integer
FsTO(d,x ¹)	Convert single-precision floating-point to (double, extended)-precision floating-point
FdTO(s,x ¹)	Convert double-precision floating-point to (single, extended ¹)-precision floating-point
FxTO(s,d) ¹	Convert extended-precision floating-point to (single, double)-precision floating-point ¹
FM0Vs	Move a word from one f-register to another
FNEGs	Negate the operand (invert the sign bit)
FABSs	Take the absolute value (clear the sign bit)
FSQRT(s,d,x ¹)	Calculate the (single, double, extended ¹)-precision square root
FADD(s,d,x ¹)	Add the (single, double, extended 1)-precision operands
FSUB(s,d,x ¹)	Subtract the (single, double, extended 1)-precision operands
FMUL(s,d,x ¹)	Multiply the (single, double, extended ¹)-precision operands
FDIV(s,d,x ¹)	Divide the (single, double, extended ¹)-precision operands
FCMP(s,d,x ¹)	Compare the (single, double, extended ¹)-precision operands
FCMPE(s,d,x ¹)	Compare the (single, double, extended¹)-precision operands and cause an exception if unordered (if at least one is a NaN, i.e. Not a Number)
LDF	Load floating-point
LDDF	Load double-precision floating-point
LDFSR	Load floating-point status register
STF	Store floating-point
STDF	Store double-precision floating-point
STFSR	Store floating-point status register
STDFQ	Store double-precision floating-point queue

Note:

1. Trapped instruction

Table 2. FPop Instruction Cycle Count

Instruction Type	Instruction	Latency
Instructions which	FMULs,d	4
use the FPU Multiplier	FDIVs,d	33
·	FSQRTs,d	45
Instructions which	FADDs,d	4
use the FPU Adder	FSUBs,d	4
	FiTOs,d	4
	FsT0i,d	4
	FdTOi,s	4
1	FM0Vs	2
	FNEGs	2
	FABSs	2
	FCMPs,d	3
	FCMPEs,d	3

L64814 Floating-Point Unit (FPU) Preliminary

Block Diagram

Figure 2 shows a block diagram of the FPU.




Figure 2. L64814 FPU Functional Block Diagram

In the diagram, the **Fetch Unit** captures each instruction and its address from the Data and Address buses, respectively. The **Decode Unit** decodes the instruction opcodes and makes them available to the Execution Unit.

The Execution Unit and Floating-Point Queue handles floating-point instruction execution. When the L64811 Integer Unit (IU) decodes a valid floating-point operate (FPop) or floating-point load/store instruction, it signals the FPU. The FPU latches the instruction and address from the Decode Unit and starts execution. The two-deep floating-point queue (FQ) holds the instructions and addresses for the currently executing instructions.

The **Dependency Checker** determines whether the instruction depends on the results or the

resources required by other floating-point instructions ahead of it in the queue. If a dependency exists, then the Dependency Checker freezes the instruction pipeline until the dependency is cleared.

The **Load Unit** holds data fetched from memory until the FPU writes it to the **Register File**. The Register File, also referred to as the f-registers, consists of 32, 32-bit registers. These registers store data (operands) for FPops and for floating-point load/store instructions.

The Floating-Point Multiplier/Adder Unit contains the 64-bit adder and 64-bit multiplier which FPops use to operate on data in the Register File. Because the FPU includes a separate multiplier and adder, it supports parallel execution of FPops.



L64814 Floating-Point Unit (FPU)

Preliminary

Block Diagram (Continued)

The Exceptions/FSR Unit maintains the status of FPops completing execution, as well as that of the operating mode of the FPU. The Floating-Point Status Register (FSR) is a 32-bit register whose fields store this information.

The **Store Unit** holds data which the FPU drives onto the Data Bus during execution of a floating-point store instruction.

Pin Descriptions

This section lists and describes the FPU signals.

A[31:2]

Address Bus[31:2] – A[31:0] comprise the instruction address bus common to the FPU, IU, and memory subsystem. From this bus, the FPU latches the instruction address for each instruction fetched. Because instructions are stored on 32-bit boundaries, the FPU does not need the two lowest-order bits of the address, A[1:0].

CCCV

Coprocessor Condition Codes Valid – The coprocessor uses this signal to notify the IU and FPU when the coprocessor condition codes are valid. When CCCV is deasserted, the IU instruction pipeline freezes until the instruction that generates the coprocessor condition codes completes execution and the codes become valid.

CHOLD

Coprocessor Hold – When the coprocessor detects a condition where it cannot accept any more instructions, it asserts this signal to freeze the IU instruction pipeline. This signal is similar to the FHOLD signal generated by the FPU.

CLK

 $\boldsymbol{\textbf{Clock}}-\boldsymbol{\textbf{This}}$ signal provides the system clock to the FPU.

DOE

Data Bus Driver Output Enable – Asserting this signal enables the FPU data bus drivers. The system deasserts this signal when another bus master needs to use the data bus.

D[31:0]

Instruction/Data Bus [31:0] – D[31:0] comprise the instruction/data bus common to the FPU, IU, and memory subsystem. The FPU fetches all instructions from this bus. In addition, on floating-point load/store instructions, the FPU receives/sends data from/to memory on this bus.

FCCV

Floating-Point Condition Codes Valid – The FPU asserts this signal when the floating-point con-

dition codes, FCC[1:0], become valid. When the

FPU deasserts this signal, the IU instruction

FCC[1:0]

pipeline freezes.

Floating-Point Condition Codes [1:0] — These signals are the FPU condition code; they are valid only when FCCV is asserted. During the execution of a Branch on floating-point condition code (Bfcc) instruction, the IU uses these bits to make branching decisions. These signals have the same state as the FCC field of the FSR.

FEXC

Floating-Point Exception – The FPU asserts this signal to notify the IU that a floating-point exception has occurred and that the IU should take the trap. The signal remains asserted until the IU acknowledges that it has taken the trap by asserting FXACK.

FHOLD

Floating-Point Hold — The FPU asserts this signal to freeze the instruction pipeline when it cannot accept any more floating-point instructions due to resource or data dependencies. The FPU deasserts the signal when the dependency is resolved.

FINS₁

Floating-Point Instruction Select – The IU asserts this signal during the decode stage of a floating-point instruction to notify the FPU that it should start executing the last instruction fetched.

FINS₂

Floating-Point Instruction Select – The IU asserts this signal during the decode stage of a floating-point instruction to notify the FPU that it should start executing the second-to-last instruction fetched.

FLUSH

FPU Instruction Pipeline Flush – The IU asserts this signal to notify the FPU to abort the floating-point instructions that are still in the pipeline and have not yet entered the queue. The IU typically asserts this signal when it takes a trap, and it restarts the aborted instructions after the trap handler completes execution. Instructions

L64814 Floating-Point Unit (FPU) Preliminary

Pin Descriptions (Continued)

that are already in the queue complete execution.

FNULL

Floating-Point Null — The FPU asserts this signal to notify the memory subsystem that the FPU is freezing the instruction pipeline. It asserts FNULL whenever it asserts FHOLD or deasserts FCCV. The memory system uses FNULL in the same fashion as the IU's INULL signal; it needs the additional signal because INULL does not take into account FPU holds.

FP

Floating-Point Unit – This signal tells the IU that a floating-point unit is present in the system. The signal typically has a pullup resistor holding it HIGH at the IU input; when the FPU is plugged into the board, the FPU pulls the signal LOW.

FXACK

Floating-Point Exception Acknowledge – The IU asserts FXACK to signal the FPU that it has taken the requested floating-point exception trap. In response, the FPU deasserts FEXC.

INST

Instruction – The IU asserts this signal when it is fetching a new instruction; it signals the FPU to copy the instruction being fetched.

MHOLDA, MHOLDB, BHOLD

Memory Hold – The memory subsystem asserts these signals to freeze the IU instruction pipeline.

MDS

Memory Data Strobe – The memory subsystem asserts this signal to strobe an instruction or data into the FPU during a cache miss situation. One or more memory hold signals are active at the same time.

RESET

System Reset – The system asserts this pin to reset the FPU.

TOE

Test Output Enable – For chip and board test, tying this pin HIGH floats all of the FPU output drivers, including the D bus.

Specifications

This section provides the electrical specifications for the L64814.

Table 3. Absolute Maximum Ratings

Symbol	Parameter	Limits ¹	Unit
VDD	DC Supply	-0.3 to +7	٧
VIN	Input Voltage	-0.3 to VDD +0.3	٧
IIN	DC Input Current	±10	mΑ
TSTG	Storage Temperature Range (plastic)	-40 to +125	°C
TSTG	Storage Temperature Range (ceramic)	-65 to +150	°C

Note:

1. Referenced to VSS

Table 4. Recommended Operating Conditions

Symbol	Parameter	Limits	Unit
VDD	DC Supply	+4.75 to +5.25	٧
TA	Ambient Temperature	-0 to +70	°C



Specifications (Continued)

Table 5. DC Characteristics

Symbol	Parameter	Min	Тур	Max	Units	
VIL	Voltage Input LOW				0.8	٧
VIH	Voltage Input HIGH		2.0			٧
V0H	Voltage Output HIGH	IOH = -8.0 mA	2.4	4.5		٧
VOL	Voltage Output LOW	IOL = 8.0 mA		0.2	0.4	٧
11H	Current Input HIGH	VIN = VDD			10	μA
IIL	Current Input LOW	VIN = VSS			-10	μΑ
I0H	Current Output HIGH	VOH = 2.4 V	-4.0			mA
IOL	Current Output LOW	VOL = 0.4 V	4.0			mA
IOZ	Current 3-state Output Leakage	VOH = VDD or VSS	-10	±1	10	μΑ
108	Current Output Short Circuit	VDD = Max, output shorted to VDD	15	50	130	mA
		VDD = Max, output shorted to VSS	-5	-25	-150	mA
IDD	Quiescent Supply Current	VIN = VDD or VSS			10	mA
ICC	Dynamic Supply Current	f = 10 MHz at 5.25 V f = 33 MHz at 5.25 V f = 40 MHz at 5.25 V			90 300 380	mA mA mA

Note:

Table 6. Capacitance

Symbol	Parameter	Condition	Min	Тур	Max	Units
CIN	Input Capacitance	VIN = 5.0 V, TA = 25°C, f = 1 MHz			10	pF
COUT	Output Capacitance	VIN = 5.0 V, TA = 25°C, f = 1 MHz			12	pF

^{1.} Specified at VDD equals 5V \pm 5%; ambient temperature over the specified range



Pinout, Package and Ordering Information

The L64814 is available in a 143-pin, cavity-up ceramic (CPGA) or plastic (PPGA) pin grid array package. Table 7 provides ordering information for the various package and speed options.

Figure 3 shows the pinout for the L64814 in either package. Figure 4 is the mechanical drawing for the packages.

Table 7. L64814 Ordering Information

Order Number	Clock Frequency	Package Type	Operating Range
L64814CG-25	25 MHz	143 CPGA	Commercial
L64814NC-25	25 MHz	143 PPGA	Commercial
L64814CG-33	33 MHz	143 CPGA	Commercial
L64814NC-33	33 MHz	143 PPGA	Commercial
L64814CG-40	40 MHz	143 CPGA	Commercial
L64814NC-40	40 MHz	143 PPGA	Commercial

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Α	missing pin	D22	A22	D24	A24	A25	D26	A26	A27	A28	A29	A30	A31	D31	GND
В	D21	vcc	vcc	A23	D23	vcc	D25	vcc	D27	D28	D29	D30	vcc	vcc	vcc
С	D20	A21	GND	GND	vcc	GND	*	vcc	GND	GND	GND	GND	GND	vcc	FCCV
D	D19	vcc	GND										GND	GND	FCC1
Е	A18	A19	A20										cccv	FCC0	FXACK
F	A16	D17	D18										RESET	GND	FEXC
G	D16	A17	GND										CLK	GND	FNULL
н	A00	A01	D00										GND	CHOLD	FHOLD
J	D01	DOE	*										vcc	MHOLDA	BHOLD
κ	D02	vcc	GND										vcc	MDS	MHOLDB
L	A02	D03	GND										FLUSH	vcc	vcc
M	A03	vcc	D05										GND	FINS1	INST
N	D04	vcc	GND	GND	GND	D08	GND	D10	TOE	GND	D14	GND	GND	vcc	FINS2
Р	A04	vcc	GND	A06	vcc	A08	vcc	A11	D12	vcc	vcc	vcc	D15	vcc	VCC
R	A05	vcc	D06	A07	D07	A09	D09	A10	D11	A12	A13	D13	A14	A15	FP

^{*} Reserved Pins

Figure 3. 143-Pin CPGA and PPGA Pinout - Top View



Pinout, Package and Ordering Information (Continued)




Figure 4. 143-Pin CPGA and PPGA Mechanical Drawing

LSI LOGIC

Sales Offices and Design Resource Centers

LSI Logic Corporation Headquarters Milpitas, CA 408 433 8000

Alabama

205.883.3527

Arizona 602.951.4560

California
San Jose

408.954.1561

Irvine 714.553.5600

San Diego 619.541.7092

Encino 818.379.2400

Colorado 303.756.8800

Florida Altamonte Springs

407.339.2242 Boca Raton

■ 407.395.6200 Georgia

404.448.4898

Illinois 708.773.0111

Maryland Bethesda ■ 301.897.5800

Columbia 301.740.5664

10

Massachusetts

 617.890.0180 (Design Ctr) 617.890.0161 (Sales Ofc)

Michigan 313.930.6975

Minnesota 612.921.8300

New Jersey ■ 201.549.4500

New York

914.226.1620

North Carolina 919.872.8400

Oregon

503.645.9882

Pennsylvania 215.638.3010

Texas Austin 512.338.2140

Dallas 214.788.2966

Washington
■ 206.822.4384

LSI Logic Corporation of Canada, Inc. Headquarters Calgary

403.262.9292

Edmonton 403.450.4400

Ottawa 613.592.1263

Montreal ■ 514.694.2417

Toronto 416.620.7400

Vancouver

■ 604.433.5705

France LSI Logic S.A.

33.1.46212525

Israel LSI Logic Limited

972.3.5403741/4

Italy
LSI Logic SPA
39.39.6056881

Japan LSI Logic K.K.

Tokyo 81.3.589.2711

Tsukuba-Shi 81.298.52.8371

Osaka 81.6.947.5281

Yokohama 81.45.902.4111

LSI Logic Corporation of Korea Limited

82.2.561.2921

Netherlands LSI Logic/Arcobel

31.4120.30335

Scotland LSI Logic Limited ■ 44.506.416767 Sweden LSI Logic Export AB

46.8.703.4680 Switzerland

LSI Logic/Sulzer
■ 41.32.515441

Taiwan LSI Logic Corporation

02.755.3433

United Kingdom LSI Logic Limited

Bracknell ■ 44.344.426544

West Germany LSI Logic GmbH Headquarters

Munich 49.89.926903.0

Dusseldorf

49.211.5961066

Stuttgart 49.711.2262151

AE Advanced Electronics
Hannover

49.511.3681756

AE Advanced Electronics

Munich

49.89.93009855

 Sales Offices with Design Resource Centers

018670 🔏 - 🏋

This document is preliminary. As such, it contains data derived from functional simulations and performance estimates. LSI Logic has not verified the functional descriptions or electrical and mechanical specifications using production parts.

LSI Logic Corporation reserves the right to make changes to any products and services herein at any time without notice. LSI Logic does not assume any responsibility or liability arising out of the application or use of any product or service herein, except as expressly agreed to in writing by LSI Logic; nor does the purchase, lease, or use of a product or service from LSI Logic convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of LSI Logic or of third parties. All rights

Printed in USA Proces
030.7111.6538.004.15K.TP.J system

LSI Logic logo design is a registered trademark of LSI Logic Corporation. Sun Microsystems is a registered trademark, and Scalable Processor ARChitecture and SPARC are trademarks of Sun Microsystems, Inc.