COM'L: H-7/10/15/25, Q-15/25 MIL: H-10/15/20/25

T-46-19-07

Advanced Micro Devices

# **PALCE16V8 Family**

# **EE CMOS 20-Pin Universal Programmable Array Logic**

### **DISTINCTIVE CHARACTERISTICS**

- Pin, function and fuse-map compatible with all 20-pin GAL® devices
- Electrically erasable CMOS technology provides reconfigurable logic and full testability
- **■** High-speed CMOS technology
  - 7.5 ns propagation delay for "-7" version
  - 10 ns propagation delay for "-10" version
  - 15 ns propagation delay for "-15" version
- Direct plug-in replacement for the PAL16R8 series and most of the PAL10H8 series
- Outputs programmable as registered or combinatorial in any combination

- Programmable output polarity
- Programmable enable/disable control
- Preloadable output registers for testability
- Automatic register reset on power up
- Cost-effective 20-pin plastic DIP, PLCC, and SOIC packages
- Extensive third-party software and programmer support through FusionPLD partners
- Fully tested for 100% programming and functional yields and high reliability

### **GENERAL DESCRIPTION**

The PALCE16V8 is an advanced PAL device built with low-power, high-speed, electrically-erasable CMOS technology. It is functionally compatible with all 20-pin GAL devices. The macrocells provide a universal device architecture. The PALCE16V8 will directly replace the PAL16R8 and PAL10H8 series devices, with the exception of the PAL16C1.

The PALCE16V8 utilizes the familiar sum-of-products (AND/OR) architecture that allows users to implement complex logic functions easily and efficiently. Multiple levels of combinatorial logic can always be reduced to sum-of-products form, taking advantage of the very wide input gates available in PAL devices. The equations are programmed into the device through floatinggate cells in the AND logic array that can be erased electrically.


The fixed OR array allows up to eight data product terms per output for logic functions. The sum of these products

feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial with an active-high or active-low output. The output configuration is determined by two global bits and one local bit controlling four multiplexers in each macrocell.

AMD's FusionPLD program allows PALCE16V8 designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. By ensuring that third-party tools are available, costs are lowered because a designer does not have to buy a complete set of new tools for each device. The FusionPLD program also greatly reduces design time since a designer can use a tool that is already installed and familiar. Please refer to the PLD Software Reference Guide for certified development systems and the Programmer Reference Guide for approved programmers.

Publication# 16493 Rev. A Amendment/0 Issue Date: January 1992


### **BLOCK DIAGRAM**



12197-001B

### **CONNECTION DIAGRAMS Top View**

# DIP/SOIC



Note: Pin 1 is marked for orientation

## PIN DESIGNATIONS


CLK = Clock Ground

Input

1/0 Input/Output

ŌĒ **Output Enable** Supply Voltage


### PLCC/LCC



### ORDERING INFORMATION

### **Commercial Products**

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations						
PALCE16V8H-7	PC, JC	/5				
PALCE16V8H-10	PC, JC, SC	/4, /5				
PALCE16V8H-15	DO 10 00					
PALCE16V8H-25	PC, JC, SC	Blank.				
PALCE16V8Q-15	20.10	/4				
PALCE16V8Q-25	PC, JC					

#### Valid Combinations


The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Note: Marked with AMD logo.



# ORDERING INFORMATION APL Products (Military)

AMD programmable logic products for Aerospace and Defense applications are available with several ordering options. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



Valid Com	binations	
PALCE16V8H-10	E5	
PALCE16V8H-15	E4, E5	/BRA
PALCE16V8H-20	Blank.	/B2A
PALCE16V8H-25	E4	

#### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations and to obtain additional data on AMD's standard military grade products.

Note: Marked with AMD logo.

### **Group A Tests**

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

### Military Burn-in

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

### **FUNCTIONAL DESCRIPTION**


The PALCE16V8 is a universal PAL device. It has eight independently configurable macrocells (MC0-MC7). Each macrocell can be configured as registered output, combinatorial output, combinatorial I/O or dedicated input. The programming matrix implements a programmable AND logic array, which drives a fixed OR logic array. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Pins 1 and 11 serve either as array inputs or as clock (CLK) and output enable ( $\overline{OE}$ ), respectively, for all flip-flops.

Unused input pins should be tied directly to Vcc or GND. Product terms with all bits unprogrammed (disconnected) assume the logical HIGH state and product terms with both true and complement of any input signal connected assume a logical LOW state.

The programmable functions on the PALCE16V8 are automatically configured from the user's design specifi-

cation, which can be in a number of formats. The design specification is processed by development software to verify the design and create a programming file. This file, once downloaded to a programmer, configures the device according to the user's desired function.

The user is given two design options with the PALCE16V8. First, it can be programmed as a standard PAL device from the PAL16R8 and PAL10H8 series. The PAL programmer manufacturer will supply device codes for the standard PAL device architectures to be used with the PALCE16V8. The programmer will program the PALCE16V8 in the corresponding architecture. This allows the user to use existing standard PAL device JEDEC files without making any changes to them. Alternatively, the device can be programmed as a PALCE16V8. Here the user must use the PALCE16V8 device code. This option allows full utilization of the macrocell.



<sup>\*</sup>In macrocells MCo and MC7, SG1 is replaced by SG0 on the feedback multiplexer.

14408C-001A

PALCE16V8 Macrocell

### **Configuration Options**

Each macrocell can be configured as one of the following: registered output, combinatorial output, combinatorial I/O, or dedicated input. In the registered output configuration, the output buffer is enabled by the  $\overline{OE}$  pin. In the combinatorial configuration, the buffer is either controlled by a product term or always enabled. In the dedicated input configuration, it is always disabled. With the exception of MCo and MCr, a macrocell configured as a dedicated input derives the input signal from an adjacent I/O. MCo derives its input from pin 11  $\overline{OE}$  and MCr from pin 1 (CLK).

The macrocell configurations are controlled by the configuration control word. It contains 2 global bits (SG0 and SG1) and 16 local bits (SL00 through SL07 and SL10 through SL17). SG0 determines whether registers will be allowed. SG1 determines whether the PALCE16V8 will emulate a PAL16R8 family or a PAL10H8 family device. Within each macrocell, SL0x, in conjunction with SG1, selects the configuration of the macrocell, and SL1x sets the output as either active low or active high for the individual macrocell.

The configuration bits work by acting as control inputs for the multiplexers in the macrocell. There are four multiplexers: a product term input, an enable select, an output select, and a feedback select multiplexer. SG1 and SL0x are the control signals for all four multiplexers. In MCo and MCr,  $\overline{SG0}$  replaces SG1 on the feedback multiplexer. This accommodates CLK being the adjacent pin for MCr and  $\overline{OE}$  the adjacent pin for MCo.

## **Registered Output Configuration**

The control bit settings are SG0 = 0, SG1 = 1 and SL0x = 0. There is only one registered configuration. All eight product terms are available as inputs to the OR gate. Data polarity is determined by SL1x. The flip-flop is loaded on the LOW-to-HIGH transition of CLK. The feedback path is from  $\overline{\mathbf{Q}}$  on the register. The output buffer is enabled by  $\overline{\mathrm{OE}}$ .

### Combinatorial Configurations

The PALCE16V8 has three combinatorial output configurations: dedicated output in a non-registered device, I/O in a non-registered device and I/O in a registered device.

# Dedicated Output In a Non-Registered Device

The control bit settings are SG0 = 1, SG1 = 0 and SL0x = 0. All eight product terms are available to the OR gate. Although the macrocell is a dedicated output, the feedback is used, with the exception of pins 15 and 16. Pins 15 and 16 do not use feedback in this mode. Because CLK and  $\overline{OE}$  are not used in a non-registered device, pins 1 and 11 are available as input signals. Pin 1 will use the feedback path of MC7 and pin 11 will use the feedback path of MC6.

# Combinatorial I/O In a Non-Registered

The control bit settings are SG0 = 1, SG1 = 1, and SL0x = 1. Only seven product terms are available to the OR gate. The eighth product term is used to enable the output buffer. The signal at the I/O pin is fed back to the AND array via the feedback multiplexer. This allows the pin to be used as an input.

Because CLK and  $\overline{OE}$  are not used in a non-registered device, pins 1 and 11 are available as inputs. Pin 1 will use the feedback path of MC<sub>2</sub> and pin 11 will use the feedback path of MC<sub>2</sub>.

### Combinatorial I/O in a Registered Device

The control bit settings are SG0 = 0, SG1 = 1 and SL0x = 1. Only seven product terms are available to the OR gate. The eighth product term is used as the output enable. The feedback signal is the corresponding I/O signal.

### **Dedicated Input Configuration**

The control bit settings are SG0 = 1, SG1 = 0 and SL0 $_{x}$  = 1. The output buffer is disabled. Except for MCo and MCr the feedback signal is an adjacent I/O. For MCo and MCr the feedback signals are pins 1 and 11. These configurations are summarized in Table 1 and illustrated in Figure 2.

**Table 1. Macrocell Configuration** 

SG0	SG1	SL0x	Cell Configuration	Devices Emulated				
	Device Uses Registers							
0	1	0	Registered Output	PAL16R8, 16R6, 16R4				
0	1	1	Combinatorial I/O	PAL16R6, 16R4				
	Device Uses No Registers							
1	0	0	Combinatorial Output	PAL10H8, 12H6, 14H4, 16H2, 10L8, 12L6, 14L4, 16L2				
1	0	1	Input	PAL12H6, 14H4, 16H2, 12L6, 14L4, 16L2				
1	1	1	Combinatorial I/O	PAL16L8				

### **Programmable Output Polarity**

The polarity of each macrocell can be active-high or active-low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.

Selection is through a programmable bit  $SL1_x$  which controls an exclusive-OR gate at the output of the AND/OR logic. The output is active high if  $SL1_x$  is 1 and active low if  $SL1_x$  is 0.

### Notes:

- Feedback is not available on pins 15 and 16 in the combinatorial output mode.
- 2. This configuration is not available on pins 15 and 16.

Adjacent I/O pin

**Dedicated Input** 

14408C-002A

Figure 2. Macrocell Configurations

### **Power-Up Reset**

All flip-flops power up to a logic LOW for predictable system initialization. Outputs of the PALCE16V8 will depend on whether they are selected as registered or combinatorial. If registered is selected, the output will be HIGH. If combinatorial is selected, the output will be a function of the logic.

### **Register Preload**

The register on the PALCE16V8 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

### **Security Bit**

A security bit is provided on the PALCE16V8 as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback and verification of the programmed pattern by a device programmer, securing proprietary designs from competitors. The bit can only be erased in conjunction with the array during an erase cycle.

## **Electronic Signature Word**

An electronic signature word is provided in the PALCE16V8 device. It consists of 64 bits of programmable memory that can contain user-defined data. The signature data is always available to the user independent of the security bit.

# AMD 🗖

### Programming and Erasing

The PALCE16V8 can be programmed on standard logic programmers. It also may be erased to reset a previously configured device back to its virgin state. Erasure is automatically performed by the programming hardware. No special erase operation is required.


### **Quality and Testability**

The PALCE16V8 offers a very high level of built-in quality. The erasability of the device provides a direct means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.


### **Technology**

The high-speed PALCE16V8 is fabricated with AMD's advanced electrically erasable (EE) CMOS process. The array connections are formed with proven EE cells. Inputs and outputs are designed to be compatible with TTL devices. This technology provides strong input clamp diodes, output slew-rate control, and a grounded substrate for clean switching.

## **LOGIC DIAGRAM**



**LOGIC DIAGRAM (Continued)** 





### **ABSOLUTE MAXIMUM RATINGS**

**OPERATING RANGES** Commercial (C) Devices

Storage Temperature

-65°C to +150°C

Ambient Temperature with Power Applied

-55°C to +125°C

Supply Voltage with

Respect to Ground

-0.5 V to +7.0 V

DC Input Voltage -0.5 V to Vcc + 0.5 V

DC Output or I/O

Pin Voltage

Static Discharge Voltage

Latchup Current

 $(T_A = 0^{\circ}C \text{ to } 75^{\circ}C)$ 

-0.5 V to Vcc + 0.5 V

2001 V

100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

Temperature (T<sub>A</sub>) Operating

in Free Air

0°C to +75°C

Supply Voltage (Vcc) with

Respect to Ground

+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH OF VIL VCC = Min.	2.4		٧
Vol	Output LOW Voltage	loL = 24 mA ViN = ViH or ViL Vcc = Min.		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
lн	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max. (Note 2)		10	μА
l <sub>IL</sub>	Input LOW Leakage Current	Vin = 0 V, Vcc = Max. (Note 2)		-100	μA
Іохн	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max. Vin = Vih or Vil (Note 2)		10	μA
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max. Vin = ViH or ViL (Note 2)		-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V Vcc = Max. (Note 3)	-30	-150	mA
lcc	Supply Current (Dynamic)	Outputs Open (lout = 0 mA) Vcc = Max., f = 25 MHz		115	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.



# **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Descriptions	Test Condition	ons	Тур.	Unit
CiN	Input Capacitance	V <sub>IN</sub> = 2.0 V	$V_{CC} = 5.0 \text{ V, Ta} = 25^{\circ}\text{C,}$	5	pF
Соит	Output Capacitance	Vouт = 2.0 V	f = 1 MHz	8	pF

### Note:

# SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Descr	iption		Min.	Max.	Unit
tPD	Input or Feedback	to Combinatorial Output	8 Outputs Switching		7.5	ns
			1 Output Switching		7	ns
ts	Setup Time from	nput or Feedback to Clock		5		
tu	Hold Time			0		ns
tco	Clock to Output					ns
twL	LOW		4		ns	
twn	Clock Width	HIGH		4		ns
		External Feedback	1/(ts+tco)	100		MHz
fMAX	Maximum Frequency	Internal Feedback (fc	NT)	125		
	(Note 3)	No Feedback	1/(tw++twL)	125		MH2
tpzx	OE to Output Ena	ble			6	ns
texz	OE to Output Disa				6	ns
tea.			ble Using Product Term Control		9	ns
ter		isable Using Product Term			9	ns

- 2. See Switching Test Circuit for test conditions.
- 3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



# **ABSOLUTE MAXIMUM RATINGS**

### **OPERATING RANGES**

Storage Temperature

-65°C to +150°C

Commercial (C) Devices

Ambient Temperature with Power Applied

-55°C to +125°C

Temperature (TA) Operating

Supply Voltage with

in Free Air

Respect to Ground

-0.5 V to +7.0 V

0°C to +75°C

DC Input Voltage

Supply Voltage (Vcc) with Respect to Ground

DC Output or I/O

-0.5 V to Vcc + 0.5 V

+4.75 V to +5.25 V

Pin Voltage

-0.5 V to Vcc + 0.5 V 2001 V Operating ranges define those limits between which the functionality of the device is quaranteed.

Static Discharge Voltage

Latchup Current

 $(T_A = 0^{\circ}C \text{ to } 75^{\circ}C)$ 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	IoH = -3.2 mA VIN = VIH OF VIL VCC = Min.	2.4		٧
Vol	Output LOW Voltage	IoL = 24 mA VIN = VIH or VIL Vcc = Min.		0.5	٧
Vін	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
lін	Input HIGH Leakage Current	Vin = 5.25 V, Vcc = Max. (Note 2)		10	μА
J <sub>IL</sub>	Input LOW Leakage Current	Vin = 0 V, Vcc = Max. (Note 2)		-10	μΑ
ЮZН	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max. Vin = Vih or Vil (Note 2)		10	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max. Vin = Vih or Vil (Note 2)		-10	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V Vcc = Max. (Note 3)	-30	-150	mA
Icc	Supply Current (Dynamic)	Outputs Open (lout = 0 mA) Vcc = Max., f = 25 MHz		115	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.



## **CAPACITANCE** (Note 1)

Parameter Symbol	Parameter Descriptions	Test Condition	ons	Тур.	Unit
Cin	Input Capacitance	VIN = 2.0 V	$Vcc = 5.0 \text{ V}, Ta = 25^{\circ}C,$	5	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

#### Note:

# **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

Parameter Symbol	Parameter Desci	ription		Min.	Max.	Unit
tpD	Input or Feedback	to Combinatorial Output			10	ns
ts	Setup Time from	Input or Feedback to Clock	(	7.5		
tн	Hold Time			0		ns
tco	Clock to Output				7.5	ns
twL		LOW		6		ns
twн	Clock Width	HIGH		6		ns
		External Feedback	1/(ts+tco)	66.7		MHz
fmax	Maximum Frequency	Internal Feedback (fo	ENT)	71.4		MHz
	(Note 3)	No Feedback	1/(tw++twL)	83.3		MHz
tpzx	OE to Output Ena	able			10	nş
texz	OE to Output Disa	able	44		10	ns
tea .	Input to Output E	nable Using Product Term	Control		10	ns
ter	Input to Output D	isable Using Product Term	Control		10	ns

- 2. See Switching Test Circuit for test conditions.
- 3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



### **OABSOLUTE MAXIMUM RATINGS**

Storage Temperature -65°C to +150°C

Ambient Temperature

with Power Applied

-55°C to +125°C

Supply Voltage with

Respect to Ground

-0.5 V to +7.0 V

DC Input Voltage

-0.5 V to Vcc + 0.5 V

DC Output or I/O

Pin Voltage

-0.5 V to Vcc + 0.5 V

Static Discharge Voltage

Latchup Current

 $(T_A = 0^{\circ}C \text{ to } 75^{\circ}C)$ 

100 mA

2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## **OPERATING RANGES**

Commercial (C) Devices

Temperature (T<sub>A</sub>) Operating

in Free Air

0°C to +75°C

Supply Voltage (Vcc) with

Respect to Ground

+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH OF VIL VCC = Min.	2.4		٧
Vol	Output LOW Voltage	$I_{OL} = 24 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = \text{Min.}$		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
lн	Input HIGH Leakage Current	Vin = 5.25 V, Vcc = Max. (Note 2)		10	μА
lı.	Input LOW Leakage Current	Vin = 0 V, Vcc = Max. (Note 2)		-10	μA
Іоzн	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max. Vin = Vih or Vil (Note 2)		10	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max. Vin = Vih or Vil (Note 2)		-10	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V Vcc = Max. (Note	3) –30	-150	mA
lcc	Supply Current (Dynamic)	Outputs Open (lout = 0 mA) Vcc = Max., f = 25 MHz	H Q	90 55	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

# 59E D 🔳 0257526 0032286 741 📟 AMD2

## ADV MICRO PLA/PLE/ARRAYS -

AMD 🗔

**CAPACITANCE (Note 1)** 

Parameter Symbol	Parameter Descriptions	Test Conditio	ns	Тур.	Unit
CIN	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, TA = 25°C,	5	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

### Note:

# SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

_				-15		-25	5	ļ
Parameter Symbol	Parameter Des	cription		Min.	Max.	Min.	Мах.	Unit
tpp	Input or Feedba	ck to Combinatorial Ou	to Combinatorial Output				25	ns
ts	Setup Time fron	n Input or Feedback to	Clock	12		15		
tн	Hold Time			0		0		ns
tco	Clock to Output				10		12	ns
twL		LOW		8		12		ns
twн	Clock Width	HIGH		8		12		ns
		External Feedback	1/(ts+tco)	45.5		37		MHz
fMAX	Maximum Frequency	Internal Feedback (	fcnt)	50		40		MHz
	(Note 3)	No Feedback	1/(twH+twL)	62.5		41.6		MHz
tpzx	OE to Output Er	nable			15	Ţ	20	ns
texz	OE to Output D	isable			15		20	ns
tea	Input to Output	Enable Using Product	Term Control		15		20	ns
ter		Disable Using Product			15		20	ns

- 2. See Switching Test Circuit for test conditions.
- 3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

59E D 🔳 0257526 0032287 688 🔳 AMD2

### ADV MICRO PLA/PLE/ARRAYS

### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature -6

-65°C to +150°C

Ambient Temperature with Power Applied

S --- L V D

-55°C to +125°C

Supply Voltage with

Respect to Ground

-0.5 V to +7.0 V

DC Input Voltage -0.5 V to Vcc + 1.0 V

DC Output or I/O Pin Voltage Static Discharge Voltage -0.5 V to Vcc + 1.0 V

Latchup Current

 $(Tc = -55^{\circ}C \text{ to } +125^{\circ}C)$ 

100 mA

2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

### **OPERATING RANGES**

Military (M) Devices (Note 1)

Operating Case

Temperature (Tc)

-55°C to +125°C

Supply Voltage (Vcc)

with Respect to Ground

+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### Note:

 Military products are tested at Tc = +25°C, +125°C and -55°C, per MIL-STD-883.

# DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

	· .	PRELIMINARY			
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	IOH = -2.0 mA VIN = VIH OF VIL VCC = Min.	2.4		٧
Vol	Output LOW Voltage	IoL = 12 mA VIN = VIH or VIL Vcc = Min.		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	٧
lін	Input HIGH Leakage Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max. (Note 4)		10	μА
lıı	Input LOW Leakage Current	Vin = 0 V, Vcc = Max. (Note 4)		-100	μA
Іогн	Off-State Output Leakage Current HIGH	Vout = 5.5 V, Vcc = Max. Vin = Vih or Vil (Note 4)		10	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max. Vin = Vih or Vil (Note 4)		-100	μА
Isc	Output Short-Circuit Current	Vcc = 5.0 V, Vout = 0.5 V (Note 5), T = 25°C	-30	-150	mA
lcc	Supply Current (Dynamic)	Outputs Open (lout = 0 mA) Vcc = Max., f = 25 MHz		130	mA

- 2. For APL products, Group A, Subgroups 1, 2 and 3 are tested per MIL-STD-833, Method 5005, unless otherwise noted.
- 3. VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 5. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
  Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation. This parameter is not 100% tested, but is evaluated at initial characterization and at any time the design is modified where Isc may be affected.

# **CAPACITANCE** (Note 1)

Parameter Symbol	Parameter Descriptions	Test Condition	ons	Тур.	Unit
CIN	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, TA = 25°C,	8	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

#### Note:

# **SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2)**

		PRELIMI	NARY		<del></del>	
Parameter Symbol	Parameter Descript	ion		Min.	Max.	Unit
tPD	Input or Feedback to	Combinatorial Output			10	ns
ts	Setup Time from Inp	ut or Feedback to Clock		10		ns
tн	Hold Time			0		ns
tco	Clock to Output				7	ns
twL	0	LOW		8		ns
twн	Clock Width	HIGH		8		ns
	Maximum	External Feedback	1/(ts+tco)	58.5		MHz
fMAX	Frequency	Internal Feedback (fc	NT)	62.5		MHz
	(Note 3)	No Feedback	1/(tw++tw)	62.5		MHz
tpzx	OE to Output Enable	(Note 3)			10	ns
texz	OE to Output Disable	e (Note 3)			10	ns
tea	Input to Output Enat Term Control (Note	ole Using Product 3)			10	ns
ter	Input to Output Disa Term Control (Note				10	ns

- See Switching Test Circuit for test conditions. For APL Products, Group A, Subgroups 9, 10, and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- 3. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature

-65°C to +150°C

**Ambient Temperature** 

with Power Applied

-55°C to +125°C

Supply Voltage with

Respect to Ground

-0.5 V to +7.0 V

DC Input Voltage

-0.5 V to V<sub>CC</sub> + 1.0 V

DC Output or I/O Pin Voltage Static Discharge Voltage -0.5 V to Vcc + 1.0 V

Latchup Current

 $(Tc = -55^{\circ}C \text{ to } +125^{\circ}C)$ 

100 mA

2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

### CRO PLATPLETARRAYS

# OPERATING RANGES Military (M) Devices (Note 1)

Operating Case

Temperature (Tc)

(Tc) -55°C to +125°C

Supply Voltage (Vcc)

with Respect to Ground

+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### Note:

 Military products are tested at Tc = +25°C, +125°C and -55°C, per MIL-STD-883.

# DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	IOH = -2.0 mA VIN = VIH OF VIL Vcc = Min.	2.4		V
Vol	Output LOW Voltage	loL = 12 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> Vcc = Min.		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		٧
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	٧
lін	Input HIGH Leakage Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max. (Note 4)	† · · · · ·	10	μА
1 <sub>IL</sub>	Input LOW Leakage Current	Vin = 0 V, Vcc = Max. (Note 4)		-10	μА
Іогн	Off-State Output Leakage Current HIGH	Vout = 5.5 V, Vcc = Max. Vin = Vih or Vil (Note 4)		10	μA
lozi	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max. Vin = Vih or Vil (Note 4)		-100	μΑ
Isc	Output Short-Circuit Current	Vcc = 5.0 V, Vout = 0.5 V (Note 5), T = 25°C	-30	-150	mA
lcc	Supply Current (Dynamic)	Outputs Open (lout = 0 mA) Vcc = Max., f = 25 MHz		130	mA

- 2. For APL products, Group A, Subgroups 1, 2 and 3 are tested per MIL-STD-833, Method 5005, unless otherwise noted.
- VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with
  respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values
  without suitable equipment.
- 4. I/O pin leakage is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> (or I<sub>IH</sub> and I<sub>OZH</sub>).
- 5. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
  VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation. This parameter is not 100% tested, but is evaluated at initial characterization and at any time the design is modified where Isc may be affected.



### **CAPACITANCE (Note 1)**

# ADV MICRO PLA/PLE/ARRAYS

Parameter Symbol	Parameter Descriptions	Test Condition	ons	Тур.	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, TA = 25°C,	8	рF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

### Note:

 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

### **SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2)**

Parameter Symbol	Parameter Descr	Parameter Description		Min.	Max.	Unit
tpo	Input or Feedback	to Combinatorial Output			15	ns
ts	Setup Time from I	nput or Feedback to Clock		12		ns
tн	Hold Time			0		ns
tco	Clock to Output				12	ns
tw∟	Ole al. Milalia	LOW	LOW			ns
twн	Clock Width	HIGH		10		ns
	Maximum	External Feedback	1/(ts+tco)	41.6		MHz
fmax	Frequency	Internal Feedback (fc	NT)	45.5		MHz
	(Note 3)	No Feedback	1/(tw++twL)	50		MHz
tpzx	OE to Output Ena	ble (Note 3)			15	ns
texz	OE to Output Disa	able (Note 3)			15	ns
tea	Input to Output Enable Using Product Term Control (Note 3)			15	ns	
ter	Input to Output Di Term Control (No	sable Using Product te 3)			15	ns

- See Switching Test Circuit for test conditions. For APL Products, Group A, Subgroups 9, 10, and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.



### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature

-65°C to +150°C

**Ambient Temperature** 

with Power Applied

-55°C to +125°C

Supply Voltage with

Respect to Ground

-0.5 V to +7.0 V

DC Input Voltage

-0.5 V to Vcc + 1.0 V

DC Output or I/O Pin Voltage

-0.5 V to Vcc + 1.0 V

Static Discharge Voltage

2001 V

Latchup Current

 $(Tc = -55^{\circ}C \text{ to } +125^{\circ}C)$ 

100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

### **OPERATING RANGES**

Military (M) Devices (Note 1)

Operating Case

Temperature (Tc)

emperature (1C)

Supply Voltage (Vcc)

with Respect to Ground

--55°C to +125°C +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### Note:

 Military products are tested at T<sub>C</sub> = +25°C, +125°C and -55°C, per MIL-STD-883.

# DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	toH = -2.0 mA VIN = VIH or VIL Vcc = Min.	2.4		٧
Vol	Output LOW Voltage	IoL = 12 mA VIN = VIH or VIL VCC = Min.		0.5	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	٧
lıн	Input HIGH Leakage Current	Vin = 5.5 V, Vcc = Max. (Note 4)		10	μА
lμ	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max. (Note 4)		-10	μА
Іохн	Off-State Output Leakage Current HIGH	Vout = 5.5 V, Vcc = Max. Vin = Vih or Vil (Note 4)		10	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max. Vin = Vih or Vil (Note 4)		-100	μА
Isc	Output Short-Circuit Current	Vcc = 5.0 V, Vout = 0.5 V (Note 5), T = 25°C	-30	-150	mA
lcc	Supply Current (Dynamic)	Outputs Open (lout = 0 mA) Vcc = Max., f = 25 MHz		130	mA

- 2. For APL products, Group A, Subgroups 1, 2 and 3 are tested per MIL-STD-833, Method 5005, unless otherwise noted.
- VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with
  respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values
  without suitable equipment.
- 4. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 5. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
  VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation. This parameter is not 100% tested, but is evaluated at initial characterization and at any time the design is modified where Isc may be affected.

### **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Descriptions	Test Condition	Test Conditions		Unit
CiN	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V, T <sub>A</sub> = 25°C,	8	рF
Соит	Output Capacitance	Vouт = 2.0 V	f = 1 MHz	8	pF

### Note:


 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2)


Dono				-2	0	-2	5	· · · · · · · · · · · · · · · · · · ·
Parameter Symbol	Parameter Des	cription		Min.	Max.	Min.	Max.	Unit
tpp	Input or Feedba	ack to Combinatorial Ou	itput		20		25	ns
ts	Setup Time from	m Input or Feedback to	Clock	15		15		
tн	Hold Time			0		0		ns
tco	Clock to Output				15		20	ns
twL		LOW	LOW			15		ns
twн	Clock Width	HIGH		12		15		ns
	Maximum	External Feedback	1/(ts+tco)	33.3		28.6		MHz
<b>I</b> MAX	Frequency	Internal Feedback (	fcnt)	35.7		30.3		MHz
	(Note 3)	No Feedback	1/(tw++twL)	41.7		33.3		MHz
tpzx	ŌĒ to Output E	nable (Note 3)			20		20	ns
texz	OE to Output D	isable (Note 3)			20		20	ns
tea.	Input to Output (Note 3)	Enable Using Product	nable Using Product Term Control		20		25	ns
tea	input to Output (Note 3)	Disable Using Product	Term Control		20		55	ns

- See Switching Test Circuit for test conditions. For APL Products, Group A, Subgroups 9, 10, and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.


### **SWITCHING WAVEFORMS**




Combinatorial Output




Registered Output



Clock Width



Input to Output Disable/Enable




**OE** to Output Disable/Enable


- 1.  $V_T = 1.5 V$
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2-5 ns typical.

#### MICRO PLA/PLE/ARRAYS ADV

### **KEY TO SWITCHING WAVEFORMS**



## **SWITCHING TEST CIRCUIT**



			Comn	nercial	Military		Measured
Specification	S <sub>1</sub>	CL	R <sub>1</sub>	R <sub>2</sub>	R <sub>1</sub>	R <sub>2</sub>	Output Value
tpp, tco	Closed						1.5 V
tpzx, tea	Z → H: Open Z → L: Closed	50 pF	200 Ω	390 Ω	390 Ω	750 Ω	1.5 V
texz, ter	H → Z: Open L → Z: Closed	5 pF					$H \rightarrow Z$ : VoH = 0.5 V L $\rightarrow$ Z: VoL + 0.5 V

### **ENDURANCE CHARACTERISTICS**

The PALCE16V8 is manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in bipolar


### ADV MICRO PLA/PLE/ARRAYS -

parts. As a result, the device can be erased and reprogrammed – a feature which allows 100% testing at the factory.


### **Endurance Characteristics**

Symbol	Parameter	Min.	Units	Test Conditions
tor	Min. Pattern Data Retention Time	10	Years	Max. Storage Temperature
IDR	Min. Pattern Data Neterition Time	20	Years	Max. Operating Temperature (Military)
N	Min. Reprogramming Cycles	100	Cycles	Normal Programming Conditions

### INPUT/OUTPUT EQUIVALENT SCHEMATICS



Typical Input




**Typical Output** 

### **ROBUSTNESS FEATURES FOR /5 VERSIONS**


The PALCE16V8H-7/5 has some unique features that make it extremely robust, especially when operating in high-speed design environments. Pull-up resistors on inputs and I/O pins cause unconnected pins to default to a known state. Input clamping circuitry limits negative

overshoot, eliminating the possibility of false clocking caused by subsequent ringing. A special noise filter makes the programming circuitry completely insensitive to any positive overshoot that has a pulse width of less than about 100 ns.

### INPUT/OUTPUT EQUIVALENT SCHEMATICS FOR /5 VERSION



Typical Input



**Typical Output** 

16407A-001B




### **POWER-UP RESET**

The PALCE16V8 has been designed with the capability to reset during system power-up. Following power-up, all flip-flops will be reset to LOW. The output state will be HIGH independent of the logic polarity. This feature provides extra flexibility to the designer and is especially valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset

and the wide range of ways Vcc can rise to its steady state, two conditions are required to insure a valid power-up reset. These conditions are:

- The Vcc rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Descriptions	Min.	Max.	Unit
tpr	Power-Up Reset Time		1000	ns
ts	Input or Feedback Setup Time	Soc Switz	hina Chara	nt o vietino
tw <sub>L</sub>	Clock Width LOW	See Switch	hing Chara	cienstics



Power-Up Reset Waveform