## **MEMORY**

**CMOS** 

 $2 \times 512 \text{ K} \times 16 \text{ BIT} / 2 \times 256 \text{ K} \times 32 \text{ BIT}$ 

SINGLE DATA RATE I/F FCRAM<sup>TM</sup>(Extended Temp. Version)

Consumer/Embedded Application Specific Memory for SiP

# MB81ES171625/173225-15-X

#### **■** DESCRIPTION

The Fujitsu MB81ES171625/173225 is a Fast Cycle Random Access Memory (FCRAM\*) containing 16,777,216 bit memory cells accessible in a 2×512K×16 bit / 2×256K×32 bit format. The MB81ES171625/173225 features a fully synchronous operation referenced to a positive edge clock same as that of SDRAM operation, whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence.

The MB81ES171625/173225 is utilized using a Fujitsu advanced FCRAM core technology and designed for low power consumption and low voltage operation than regular synchronous DRAM (SDRAM).

The MB81ES171625/173225 is dedicated for SiP (System in a Package), and ideally suited for various embedded/consumer applications including digital AVs, and image processing where a large band width and low power consumption memory is needed.

\*: FCRAM is a trademark of Fujitsu Limited, Japan.

#### **■ PRODUCT LINEUP**

Parameter	MB81ES171625/173225-15-X	
Clock Frequency (Max)	66.7 MHz	
Burst Mode Cycle Time (Min)	CL = 1	30 ns
Burst Wode Cycle Time (Milit)	CL = 2	15 ns
Access Time From Clock (Max)	CL = 1	27 ns
Access Time From Clock (Max)	CL = 2	12 ns
XRAS Cycle Time (Min)		75 ns
Operating Current (Max) (IDD1)		30 mA
Power Down Mode Current (Max) (IDD2P)	1 mA	
Self-refresh Current (Max) (IDD6)	5 mA	



#### **■ FEATURES**

- FCRAM core with Single Data Rate SDRAM interface
- 512 K word × 16 bit × 2 bank or 256 K word × 32 bit × 2 bank organization
- Single +1.8 V Supply ±0.15 V tolerance
- CMOS I/O interface
- Programmable burst type, burst length, and CAS latency

Burst type: Sequential Mode, Interleave Mode

Burst length: 1, 2, 4, 8, full column (64: ×16 bit, 32: ×32 bit)

CAS latency

MB81ES171625/173225-15-X

CL = 1 (Min tck = 30 ns, Max 33.3 MHz)

CL = 2 (Min tck = 15 ns, Max 66.7 MHz)

- 2 K refresh cycles every 4 ms
- · Auto- and Self-refresh
- CKE power down mode
- Output Enable and Input Data Mask
- Burst Stop command at full column burst
- Burst read/write
- 66.7 MHz Clock frequency

#### ■ PAD LAYOUT

PAD	DSE BME TBST DQC
	I AD NO.1

		_	
	PAD	DSE BME TBST DQC DQ16 DQ17 DQ18 DQ19 V000 V5S0 DQ20 DQ21 DQ22 DQ23 V5S V00 VSS V00 VSS V00 VSS V00 DQ24 DQ25 DQ26 DQ27 V000 VSS0 DQ28 DQ28 DQ31 DQW2 DQM3 A12 A11 BA A7 A6 CKE CKE VSS0 S32 V000 XCS XRAS XCAS XWE A5 A7 A6 A6 CKE VSS0 DQ17 DQM0 DQ16 DQM0 DQ15 DQ14 DQ10 DQ0 DQ15 DQ14 DQ10 DQ0 DQ10 DQ0 VSS V00	


### **■ PAD DESCRIPTIONS**


#### • MB81ES171625

Symbol		Function
VDD, VDDQ	Supply Voltage	
VSS, VSSQ	Ground	
DQ <sub>15</sub> to DQ <sub>0</sub>	Data I/O	
DQM <sub>1</sub> to DQM <sub>0</sub>	DQ MASK	
XWE	Write Enable	
XCAS	Column Address Strobe	
XRAS	Row Address Strobe	
XCS	Chip Select	
BA	Bank Select	
AP	Auto Precharge Enable	
A <sub>12</sub> to A <sub>0</sub>	Address Input	• Row : $A_{12}$ to $A_0$ • Column : $A_5$ to $A_0$
CKE	Clock Enable	
CLK	Clock Input	
TBST	BIST Control	
BME	Burn In Enable	
DSE	Disable	
DQC	BIST Output	
S16	× 16 Select	

Symbol		Function
VDD, VDDQ	Supply Voltage	
VSS, VSSQ	Ground	
DQ <sub>31</sub> to DQ <sub>0</sub>	Data I/O	
DQM <sub>3</sub> to DQM <sub>0</sub>	DQ MASK	
XWE	Write Enable	
XCAS	Column Address Strobe	
XRAS	Row Address Strobe	
XCS	Chip Select	
BA	Bank Select	
AP	Auto Precharge Enable	
A <sub>12</sub> to A <sub>0</sub>	Address Input	• Row : A₁₂ to A₀ • Column : A₄ to A₀
CKE	Clock Enable	
CLK	Clock Input	
TBST	BIST Control	
BME	Burn In Enable	
DSE	Disable	
DQC	BIST Output	
S32	× 32 Select	

#### **■ BLOCK DIAGRAM**





#### **■ FUNCTIONAL TRUTH TABLE**

#### 1. Command Truth Table

Function		Com-	Cł	(E	xcs	VDAC	XCAS	XWE	ВА	A <sub>10</sub> /	A <sub>12</sub> to	A5	A <sub>4</sub> to
i unction		mand	n-1	n	ACS	ARAS	ACAS	AVVL	DA	AP	<b>A</b> 6	AS	Ao
Device Deselect *1		DESL	Н	Χ	Н	Х	Χ	Х	Х	Х	Х	Х	Х
No Operation *1		NOP	Н	Χ	L	Н	Н	Н	Х	Х	Х	Х	Х
Burst Stop*2		BST	Н	Χ	L	Н	Н	L	Х	Х	Х	Х	Х
Read *3	X16	READ	Н	Χ	L	Н	L	Н	V	L	Х	V	V
Read °	X32	KEAD	Н	Χ	L	Н	L	Н	V	L	Х	Х	V
Read with	X16	READA	Н	Χ	L	Н	L	Н	V	Н	Х	V	V
Auto-precharge *3	X32	READA	Н	Χ	L	Н	L	Н	V	Н	Х	Х	V
Write *3	X16	WRIT	Н	Χ	L	Н	L	L	V	L	Х	V	V
VVIILE	X32	VVICI	Н	Χ	L	Н	L	L	V	L	Х	Х	V
Write with	X16	WRITA	Н	Χ	L	Н	L	L	V	Н	Х	V	V
Auto-precharge *3	X32	WILLY	Н	Χ	L	Н	L	L	V	Н	Х	Х	V
Bank Active *4		ACTV	Н	Χ	L	L	Н	Н	V	V	V	V	V
Precharge Single Bank *5		PRE	Н	Χ	L	L	Н	L	V	L	Х	Х	Х
Precharge All Banks *5		PALL	Н	Χ	L	L	Н	L	Х	Н	Х	Х	Х
Mode Register Set *5	5, *6	MRS	Н	Χ	L	L	L	L	L	L	V	V	V

V = Valid, L = Logic Low, H = Logic High, X = either L or H,

Notes: • All commands assumes no CSUS command on previous rising edge of clock.

- All commands are assumed to be valid state transitions.
- All inputs are latched on the rising edge of the clock.
- TBST,BME and DSE should be held Low.
- S16 should be held V<sub>IH</sub>, and S32 should be held V<sub>IL</sub>.

n = state at current clock cycle, n-1 = state at 1 clock cycle before n.

<sup>\*1:</sup> NOP and DESL commands have the same effect on the part. At DESL command (XCS = "H"), all input signal are ignored, but hold the internal state. NOP command (XCS = "L", XRAS = XCAS = XWE = "H") is no effect on device operation and the internal state continue.

<sup>\*2:</sup> BST command is effective on every Burst Length. (BL = 1, 2, 4, 8, full column)

<sup>\*3:</sup> READ, READA, WRIT and WRITA commands should be issued only after the corresponding bank has been activated (ACTV command). Refer to "STATE DIAGRAM".

<sup>\*4:</sup> ACTV command should be issued only after the corresponding bank has been precharged (PRE or PALL command).

<sup>\*5:</sup> Required after power up. Refer to "17. Power-Up- Initialization" in "■FUNCTIONAL DESCRIPTION."

<sup>\*6:</sup> MRS command should be issued only after all banks have been precharged (PRE or PALL command) and DQ is in High-Z. Refer to "■STATE DIAGRAM".

#### 2. DQM Truth Table

Function	Command	CI	DQM		
1 unction	Command	n-1	n	DQW	
Data Input/Output Enable	ENBL	Н	X	L	
Data Input/Output Disable	MASK	Н	Х	Н	

V = Valid, L = Logic Low, H = Logic High, X = either L or H,

n = state at current clock cycle, n-1 = state at 1 clock cycle before n.

Notes: • MB81ES171625; DQM₀ and DQM₁ control DQ7 to DQ₀ and DQ₁₅ to DQ₀, respectively.

- MB81ES173225; DQM<sub>0</sub>, DQM<sub>1</sub>, DQM<sub>2</sub> and DQM<sub>3</sub> control DQ<sub>7</sub> to DQ<sub>0</sub>, DQ<sub>15</sub> to DQ<sub>8</sub>, DQ<sub>23</sub> to DQ<sub>16</sub>, and DQ<sub>31</sub> to DQ<sub>24</sub>, respectively.
- All commands assume no CSUS command on previous rising edge of clock.
- All commands are assumed to be valid state transition.
- All inputs are latched on the rising edge of clock.
- TBST, BME and DSE should be held Low.
- $\bullet$  S16 should be held  $V_{IH},$  and S32 should be held  $V_{IL}.$

#### 3. CKE Truth Table

Current	Function	Com-	CKE		VCS	VDAS	XCAS	V\\/=	ВА	A <sub>10</sub> /	A <sub>12</sub> , A <sub>11</sub> ,	
State	Function	mand	n-1	n	703	ANAS	ACAS	XVV E	DA	AP	A <sub>9</sub> to A <sub>0</sub>	
Bank Active	Clock Suspend Mode Entry *1	CSUS	Н	L	Х	Х	Х	Х	Х	Х	Х	
Any (Except Idle)	Clock Suspend Continue *1		L	L	Х	Х	Х	Х	Х	Х	Х	
Clock Suspend	Clock Suspend Mode Exit	_	L	Н	Х	Х	Х	Х	Х	Х	Х	
Idle	Auto-refresh Command *2	REF	Н	Н	L	L	L	Н	Χ	Χ	Х	
Idle	Self-refresh Entry *2, *3	SELF	Н	L	L	L	L	Н	Χ	Χ	Х	
Self Refresh	Self-refresh Exit *4	SELFX	L	Н	L	Н	Н	Н	Χ	Χ	Х	
Sell Reliesii	Sell-lellezh Exit	SELFA	L	Н	Н	Х	Х	Χ	Χ	Χ	Х	
Idle	Dower Down Entry *3	PD	Н	L	L	Н	Н	Н	Χ	Χ	Х	
lule	Power Down Entry *3	Fυ	Н	L	Н	Х	Х	Х	Х	Х	Х	
Dower Down	Dower Down Evit		L	Н	L	Н	Н	Н	Х	Х	Х	
Power Down	Power Down Exit	_	L	Н	Н	Х	Х	Χ	Х	Х	Х	

V = Valid, L = Logic Low, H = Logic High, X = either L or H,

Notes: • TBST,BME and DSE should be held Low.

- $\bullet$  S16 should be held V<sub>IH</sub>, and S32 should be held V<sub>IL</sub>.
- All commands assume no CSUS command on previous rising edge of clock.
- All commands assumed to be valid state transition.
- All inputs are latched on the rising edge of clock.

n = state at current clock cycle, n-1 = state at 1 clock cycle before n.

<sup>\*1 :</sup> CSUS command requires that at least one bank is active. Refer to "■STATE DIAGRAM".

<sup>\*2:</sup> REF and SELF commands should be issued only after all banks have been precharged (PRE or PALL command). Refer to "■STATE DIAGRAM".

<sup>\*3 :</sup> SELF and PD commands should be issued only after the last read data have been appeared on DQ.

<sup>\*4 :</sup> CKE should be held High during trefc.

4. Operation Command Table (Applicable to single bank)

Current					cable to Sill		
State	XCS	XRAS	XCAS	XWE	Addr	Command	Function
	Н	Х	Χ	Χ	X	DESL	NOP
	L	Н	Ι	Η	X	NOP	
	L	Н	Ι	Ш	X	BST	NOP *1
	L	Н	Ш	Ι	BA, CA, AP	READ/READA	· Illegal *2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	linegar 
Idle	L	L	Ι	Ι	BA, RA	ACTV	Bank Active after trcd
	L	L	Η	L	BA, AP	PRE	NOP
	L	L	Н	L	AP	PALL	NOP *1
	L	L	L	Н	Х	REF/SELF	Auto-refresh or Self-refresh *3, *5
	L	L	L	L	MODE	MRS	Mode Register Set (Idle after t <sub>RSC</sub> ) *3, *6
	Н	Х	Χ	Χ	Х	DESL	
	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Х	BST	
	L	Н	L	Н	BA, CA, AP	READ/READA	Begin Read; Determine AP
Bank Active	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Begin Write; Determine AP
bank Active	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE	Precharge
	L	L	Н	L	AP	PALL	Precharge *1
	L	L	L	Н	Х	REF/SELF	Illogol
	L	L	L	L	MODE	MRS	·Illegal
	Н	Х	Χ	Χ	Х	DESL	Continue Burst to End → Bank Active
	L	Н	Н	Н	Х	NOP	Continue burst to End → Bank Active
	L	Н	Н	L	Х	BST	Burst Stop → Bank Active
	L	Н	L	Н	BA, CA, AP	READ/READA	Terminate Burst, New Read; Determine AP
Read	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, Start Write; Determine AP *4
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE	Terminate Burst, Precharge $\rightarrow$ Idle
	L	L	Н	L	AP	PALL	Terminate Burst, Precharge → Idle *1
	L	L	L	Н	Х	REF/SELF	Illogol
	L	L	L	L	MODE	MRS	·Illegal

Current State	xcs	XRAS	XCAS	XWE	Addr	Command	Function	
	Н	Χ	Χ	Χ	Х	DESL	Continue Burst to End → Bank Active	
	L	Н	Н	Н	Х	NOP	Continue Burst to End → Barik Active	
	L	Н	Н	L	Х	BST	Burst Stop → Bank Active	
	L	Н	L	Н	BA, CA, AP	READ/READA	Terminate Burst, Start Read; Determine AP *4	
Write	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, New Write; Determine AP	
	L	L	Н	Н	BA, RA	ACTV	Illegal *2	
	L	L	Н	L	BA, AP	PRE	Terminate Burst, Precharge → Idle	
	L	L	Н	L	AP	PALL	Terminate Burst, Precharge → Idle *1	
	L	L	L	Н	Х	REF/SELF	Illogol	
	L	L	L	L	MODE	MRS	·Illegal	
	Н	Χ	Χ	Χ	Х	DESL	Continue Burst to End → Precharge	
	L	Н	Н	Н	Х	NOP	→ Idle	
	L	Н	Н	L	Х	BST	Illegal	
	L	Н	L	Н	BA, CA, AP	READ/READA		
Read with Auto-	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *2	
precharge	L	L	Н	Н	BA, RA	ACTV	illegal -	
	L	L	Н	L	BA, AP	PRE		
	L	L	Н	L	AP	PALL		
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS		
	Н	Χ	Χ	Х	Х	DESL	Continue Burst to End → Precharge	
	L	Н	Н	Н	Х	NOP	→ Idle	
	L	Н	Н	L	Х	BST	Illegal	
	L	Н	L	Н	BA, CA, AP	READ/READA		
Write with Auto-	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illogal *2	
precharge	L	L	Н	Н	BA, RA	ACTV	Illegal *2	
	L	L	Н	L	BA, AP	PRE		
	L	L	Н	L	AP	PALL		
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS		

Current State	xcs	XRAS	XCAS	XWE	Addr	Command	Function
	Н	Χ	Χ	Χ	Х	DESL	
	L	Н	Н	Н	Х	NOP	Idle after trp
	L	Н	Н	L	Х	BST	
	L	Н	L	Н	BA, CA, AP	READ/READA	
Drocharging	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *2
Precharging	L	L	Н	Н	BA, RA	ACTV	
	L	L	Н	L	BA, AP	PRE	NOP *7
	L	L	Н	L	AP	PALL	NOP *1
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	illegal
	Н	Х	Χ	Χ	Х	DESL	Bank Active after tRCD
	L	Н	Н	Н	Х	NOP	Bank Active after trop
	L	Н	Н	L	Х	BST	Bank Active after tRCD *1
	L	Н	L	Н	BA, CA, AP	READ/READA	
Bank	L	Н	L	L	BA, CA, AP	WRIT/WRITA	- Illegal *2
Activating	L	L	Н	Н	BA, RA	ACTV	illegai -
	L	L	Н	L	BA, AP	PRE	
	L	L	Н	L	AP	PALL	
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	
	Н	Х	Х	Х	Х	DESL	Idle after trefc
	L	Н	Н	Н	Х	NOP	Tule after there
	L	Н	Н	L	Х	BST	
Refreshing	L	Н	L	Х	Х	READ/READA/ WRIT/WRITA	
	L	L	Н	Х	Х	ACTV/ PRE/PALL	Illegal
	L	L	L	Х	Х	REF/SELF/ MRS	(Continue di

#### (Continued)

Current State	xcs	XRAS	XCAS	XWE	Addr	Command	Function
	Н	Х	Χ	Χ	Х	DESL	Idle after tesc
	L	Н	Н	Н	Х	NOP	Tule after tesc
Mode	L	Н	Н	L	Х	BST	
Register Setting	L	Н	L	Х	Х	READ/READA/ WRIT/WRITA	Illegal
	L	L	Х	Х	Х	ACTV/PRE/ PALL/REF/SELF/ MRS	

#### **ABBREVIATIONS**

L = Logic Low, H = Logic High, X = either L or H

RA = Row Address BA = Bank Address

CA = Column Address AP = Auto Precharge

- \*1: Entry may affect other bank.
- \*2: Illegal to the bank in specified state; entry may be legal to the bank specified by BA, depending on the state of that bank.
- \*3: Illegal if any bank is not idle.
- \*4: Must satisfy bus contention, bus turn around, and/or write recovery requirements.

  Refer to "11. READ Interrupted by WRITE (Example @ CL = 2, BL = 4)" and "12. WRITE to READ Timing (Example @ CL = 1, BL = 4)" in "■TIMING DIAGRAMS."
- \*5: SELF command should be issued only after the last read data has been appeared on DQ.
- \*6: MRS command should be issued only when all DQ are in High-Z.
- \*7: NOP in precharging or idle state. PRE may affect to the bank specified BA and AP.

Notes: • TBST,BME and DSE should be held Low.

- S16 should be held V<sub>IH</sub>, and S32 should be held V<sub>IL</sub>.
- All entries in "4. Operation Command Table" assume that CKE was High during the proceeding clock cycle and the current clock cycle.
- Illegal means that the device operation and/or data-integrity are not guaranteed. If used, power up sequence will be asserted after power shut down.
- All commands assume no CSUS command on previous rising edge of clock.
- All commands are assumed to be valid state transitions.
- All inputs are latched on the rising edge of the clock.

#### 5. Command Truth Table for CKE

Current	Cł	(E	VCC	VDAC	VCAC	VIAIT	ما دا دا د	Function
State	(n-1)	(n)	xcs	XRAS	XCAS	XWE	Addr	Function
	Н	Х	Х	Х	Х	Х	Х	Invalid
	L	Н	Н	Х	Х	Х	Х	Exit Self-refresh
	L	Н	L	Н	Н	Н	Х	(Self-refresh Recovery → Idle after trefc)
Self- refresh	L	Н	L	Н	Н	L	Х	
10110311	L	Н	L	Н	L	Χ	Х	Illegal
	L	Н	L	L	Х	Х	Х	
	L	L	Х	Х	Х	Х	Х	Maintain Self-refresh
	L	Х	Х	Х	Х	Х	Х	Invalid
	Н	Н	Н	Х	Х	Х	Х	- Idle after trefc
Self-	Н	Н	L	Н	Н	Η	Х	Title after treet
refresh	Н	Н	L	Н	Н	L	Х	
Recovery	Н	Н	L	Н	L	Χ	Х	Illegal
	Н	Н	L	L	Х	Х	Х	
	Н	L	Х	Х	Χ	Χ	X	Illegal *1
	Н	Χ	X	X	Χ	Χ	Х	Invalid
	L	Н	Н	Х	Х	Χ	X	│ ─ Exit Power Down Mode → Idle
Daywar	L	Н	L	Н	Н	Η	Χ	Exit i swell bowli Mode 7 idio
Power Down	L	L	Х	Х	Х	Х	X	Maintain Power Down Mode
	L	Н	L	L	Χ	Χ	X	
	L	Н	L	Н	L	Х	Х	Illegal
	L	Н	L	Н	Н	L	Х	
	Н	Н	Н	Х	Х	Χ	V	
	Н	Н	L	Н	Х	Х	V	Refer to "4. Operation Command Table".
	Н	Н	L	L	Н	Х	V	
	Н	Н	L	L	L	Н	X	Auto-refresh
	Н	Н	L	L	L	L	V	Refer to "4. Operation Command Table".
All	Н	L	Н	Х	Х	Х	X	Power Down
Banks	Н	L	L	Н	Н	Н	X	1 GWGI BGWII
Idle	Н	L	L	Н	Н	L	Χ	
	Н	L	L	Н	L	Х	Х	Illegal
	Н	L	L	L	Н	Χ	Х	
	Н	L	L	L	L	Н	Х	Self-refresh *2
	Н	L	L	L	L	L	Х	Illegal
	L	Χ	Х	Χ	Х	Χ	Х	Invalid

#### (Continued)

Current	CKE		xcs	XRAS	VCAS	XWE	Addr	Function
State	(n-1)	(n)	ACS	ARAS	ACAS	VAAC	Addi	Function
Bank Active	Н	Н	Х	Х	Х	Х	Х	Refer to "4. Operation Command Table".
Bank Activating	Н	L	Х	Х	Х	Х	Х	Begin Clock Suspend next cycle
Read/Write	L	Х	Х	Х	Х	Х	Х	_ Invalid
	H X		Х	Х	Χ	Х	Х	Invalid
Clock Suspend	L	Н	Х	Х	Χ	Х	Х	Exit Clock Suspend next cycle
Саорона	L	L	Х	Х	Χ	Х	Х	Maintain Clock Suspend
Any State	L	Χ	Х	Х	Х	Х	Х	Invalid
Other Than	Н	Н	Х	Х	Χ	Х	Х	Refer to "4. Operation Command Table".
Listed Above	Н	L	Х	Χ	Χ	Χ	Х	Illegal

V = Valid, L = Logic Low, H = Logic High, X = either L or H

Notes: • TBST,BME and DSE should be held Low.

- $\bullet$  S16 should be held V1H, and S32 should be held V1L.
- All entries in "COMMAND TRUTH TABLE FOR CKE" are specified at CKE (n) state and CKE input from CKE (n–1) to CKE (n) state must satisfy the corresponding setup and hold time for CKE.

<sup>\*1:</sup> CKE should be held High for treefc period.

<sup>\*2:</sup> SELF command should be issued only after the last data has been appeared on DQ.

#### **■ FUNCTIONAL DESCRIPTION**

#### 1. SDR I/F FCRAM Basic Function

Three major differences between SDR I/F FCRAMs and conventional DRAMs are : synchronized operation, burst mode, and mode register.

The **synchronized operation** is the fundamental difference. SDR I/F FCRAM uses a clock input for synchronization, while DRAM is basically asynchronous memory although it has been using two clocks, XRAS and XCAS. Each operation of DRAM is determined by their timing phase differences while each operation of SDR I/F FCRAM is determined by commands and all operations are referenced to a rising edge of a clock.

The **burst mode** is a very high speed access mode utilizing an internal column address generator. Once a column address for the first access is set, following addresses are automatically generated by the internal column address counter.

The **mode register** is to configure SDR I/F FCRAM operation and function into desired system conditions. "■MODE REGISTER TABLE" shows how SDR I/F FCRAM can be configured for system requirements by mode register programming.

The program to the mode resister should be excuted after all banks are precharged.

#### 2. FCRAM™

MB81ES171625/173225 utilizes FCRAM core technology. FCRAM is an acronym for Fast Cycle Random Access Memory and provides very fast random cycle time, low latency and low power consumption than regular DRAMs.

#### 3. Clock (CLK) and Clock Enable (CKE)

All input and output signals of SDR I/F FCRAM use register type buffers. CLK is used as a trigger for the register and internal burst counter increment. All inputs are latched by a rising edge of CLK. All outputs are validated by a rising edge of CLK. CKE is a high active clock enable signal. When CKE = Low is latched at a clock input during active cycle, the next clock will be internally masked. During idle state (all banks have been precharged), the Power Down mode (standby) is entered with CKE = Low and this will make extremely low standby current.

#### 4. Chip Select (XCS)

XCS enables all command inputs, XRAS, XCAS, XWE and address inputs. When XCS is High, command signals are negated but internal operations such as a burst cycle will not be suspended. If such a control isn't needed, XCS can be tied to ground level.

#### 5. Command Input (XRAS, XCAS and XWE)

Unlike a conventional DRAM, XRAS, XCAS and XWE do not directly imply SDR I/F FCRAM operations, such as Row address strobe by XRAS. Instead, each combination of XRAS, XCAS, and XWE input in conjunction with XCS input at the rising edge of the CLK determines SDR I/F FCRAM operations. Refer to "■FUNCTIONAL TRUTH TABLE."

#### 6. Address Input (A<sub>12</sub> to A<sub>0</sub>)

Address input selects an arbitrary location of each memory cell matrix,  $524,288 \ (\times 16 \ bit)$  or  $262,144 \ (\times 32 \ bit)$ . A total of 19 (  $\times$  16 bit) or 18 (  $\times$  32 bit) address input signals are required to decode 13 bit Row addresses and 6 bit ( $\times 16 \ bit)$  or 5 bit ( $\times 32 \ bit)$  column addresses matrix. SDR I/F FCRAM adopts an address multiplexer in order to reduce the pin count of the address line. At a Bank Active command (ACTV) , 13 bit Row addresses are initially latched and the remainder of 6 bit (  $\times$  16 bit) or 5 bit (  $\times$  32 bit) Column addresses are then latched by a Column address strobe command of either a Read command (READ or READA) or a Write command (WRIT or WRITA) . A<sub>10</sub> selects READ or READA, WRIT or WRITA and PRE or PALL.

#### 7. Bank Select (BA)

This SDR I/F FCRAM has two banks.

Bank selection by BA occurs at Bank Active command (ACTV) followed by read (READ or READA), write (WRIT or WRITA), and precharge commands (PRE or PALL).

#### 8. Data Inputs and Outputs (DQ15 to DQ0/DQ31 to DQ0)

Input data is latched and written into the memory at the clock following the write command input. Data output is obtained by the following conditions followed by a read command input:

trac; from the bank active command when tred (Min) is satisfied. (This parameter is reference only.)

 $t_{CAC}$ ; from the read command when  $t_{RCD}$  is greater than  $t_{RCD}$  (Min) at CL = 1.

tac ; from the rising edge of clock after trac and tcac.

The polarity of the output data is identical to that of input data. Data is valid between access time (determined by the three conditions above) and the next positive clock edge (toh).

Refer to "■AC CHARACTERISTICS".

#### 9. Data I/O Mask (DQM<sub>1</sub> to DQM<sub>0</sub>/DQM<sub>3</sub> to DQM<sub>0</sub>)

DQM is an active high enable input and has an output disable and input mask function. During burst cycle and when DQM = High is latched by a clock, input is masked at the same clock and output will be masked at CL later while internal burst counter will increment by one or will go to the next stage depending on the burst type.

#### 10. Burst Mode Operation

The burst mode provides faster memory access. The burst mode is implemented by keeping the same Row address and by automatically strobing column address. Access time and cycle time of Burst mode is specified as tcac/tac and tck, respectively. The internal column address counter operation is determined by a mode register which defines burst type and the burst count length of 1, 2, 4, 8 bits of boundary or full column. In order to terminate or move from the current burst mode to the next stage while the remaining burst count is more than 1, the following combinations will be required :

#### (1) Burst Type

The burst type can be selected either sequential or interleave mode if burst length is 2, 4 or 8. The sequential mode is an incremental decoding scheme within a boundary address to be determined by burst length, it assigns +1 to the previous (or initial) address until reaching the end of boundary address and then wraps around to the least significant address (= 0). The interleave mode is a scrambled decoding scheme for  $A_0$  through  $A_2$ . If the first access of column address is even (0), the next address will be odd (1), or vice-versa.

#### (2) Burst Mode Termination and Method of Next Stage Set

Current Stage	Next Stage	ı	Method (Assert the following command)
Burst Read	Burst Read		Read Command
Burst Read	Burst Write	1st Step	Mask Command (Normally 3 clock cycles)
	Buist write	2nd Step	Write Command after lowd
Burst Write	Burst Write		Write Command
Burst Write	Burst Read		Read Command
Burst Read	Precharge		Precharge Command
Burst Write	Precharge		Precharge Command

Burst	Starting	g Column A	Address	Cognostial Made	Interlegue Mede
Length	<b>A</b> <sub>2</sub>	<b>A</b> 1	Ao	Sequential Mode	Interleave Mode
2	Х	Х	0	0 – 1	0 – 1
	Х	Х	1	1 – 0	1 – 0
	Х	0	0	0-1-2-3	0-1-2-3
4	Х	0	1	1-2-3-0	1-0-3-2
4	Х	1	0	2-3-0-1	2-3-0-1
	Х	1	1	3-0-1-2	3-2-1-0
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
8	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
0	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0

#### 11. Full Column Burst and Burst Stop Command (BST)

The full column burst is an option of burst length and available only at sequential mode of burst type. This full column burst mode is repeatedly access to the same row. If burst mode reaches the end of column address, then it wraps around to the first column address (=0) and continues to count until interrupted by the new read (READ) /write (WRIT) , precharge (PRE) , or burst stop (BST) commands. The selection of Auto-precharge option is illegal during the full column burst operation.

BST command is applicable to terminate the burst operation. If BST command is asserted during the burst mode, its operation is terminated immediately and the internal state moves to Bank Active.

When a read mode is interrupted by BST command, the output will be in High-Z.

For the detailed rule, please refer to "8. Read Interrupted by Burst Stop (Example @ BL = Full Column)" in "TIMING DIAGRAMS."

When a write mode is interrupted by BST command, the data to be applied at the same time with BST command will be ignored.

#### 12. Precharge and Precharge Option (PRE, PALL)

SDR I/F FCRAM memory core is the same as a conventional DRAM's, requiring precharge and refresh operations. Precharge rewrites the bit line and reset the internal Row address line and is executed by the Precharge command (PRE) . With the Precharge command, SDR I/F FCRAM will automatically be in standby state after precharge time ( $t_{RP}$ ) .

The precharged bank is selected by combination of AP and BA when the Precharge command is asserted. If AP = High, all banks are precharged regardless of BA (PALL) . If AP = Low, a bank to be selected by BA is precharged (PRE) .

The auto-precharge enters precharge mode at the end of burst mode of read or write without the Precharge command assertion.

This auto precharge is entered by AP = High when a read or write command is asserted. Refer to "■FUNCTIONAL TRUTH TABLE."

#### 13. Auto-Refresh (REF)

Auto-refresh uses the internal refresh address counter. SDR I/F FCRAM Auto-refresh command (REF) generates the Precharge command internally. All banks of SDR I/F FCRAM should be precharged prior to the Auto-refresh command. The Auto-refresh command should also be asserted every 1.95  $\mu$ s or a total 2048 refresh commands within a 4 ms period.

#### 14. Self-Refresh Entry (SELF)

Self-refresh function provides automatic refresh by an internal timer as well as Auto-refresh and will continue the refresh function until cancelled by SELFX.

Self-refresh is entered by applying an Auto-refresh command in conjunction with CKE = Low (SELF). Once SDR I/F FCRAM enters the self-refresh mode, all inputs except for CKE will be "don't care" (either logic high or low level state) and outputs will be in High-Z state. During a self-refresh mode, CKE = Low should be maintained. SELF command should be issued only after the last read data has been appeared on DQ.

Note: When the burst refresh method is used, a total of 2048 auto-refresh commands must be asserted within 1 ms prior to the self-refresh mode entry.

#### 15. Self-Refresh Exit (SELFX)

To exit the Self-refresh mode, apply minimum ts₁ after CKE brought high, and then the No operation command (NOP) or the Deselect command (DESL) should be asserted within one treft period. CKE should be held High within one treft period after ts₁. Refer to "16. Self-Refresh Entry and Exit Timing" in "■TIMING DIAGRAMS" for the detail.

It is recommended to assert an Auto-refresh command just after the treep period to avoid the violation of refresh period.

Note: When the burst refresh method is used, a total of 2048 auto-refresh commands must be asserted within 1 ms after the Self-refresh exit.

#### 16. Mode Register Set (MRS)

The mode register of SDR I/F FCRAM provides a variety of operations. The register consists of 3 operation fields; Burst Length, Burst Type, and CAS latency. Refer to "MODE REGISTER TABLE."

The mode register can be programmed by the Mode Register Set command (MRS) . Each field is set by the address line. Once a mode register is programmed, the contents of the register will be held until re-programmed by another MRS command (or part loses power) . MRS command should be issued only when DQ is in High-Z.

The condition of the mode register is undefined after the power-up stage. It is required to set each field after initialization of SDR I/F FCRAM. Refer to "17. Power-Up Initialization".


#### 17. Power-Up Initialization

SDR I/F FCRAM internal condition after power-up will be undefined. It is required to follow the following Power On Sequence to execute read or write operation.

- 1. Apply the power and start the clock. Attempt to maintain either NOP or DESL command at the input.
- 2. Maintain stable power, stable clock, and NOP condition for a minimum of 500 μs.
- 3. Precharge all banks by Precharge (PRE) or Precharge All command (PALL) .
- 4. Assert minimum of 2 Auto-refresh commands (REF).
- 5. Program the mode register by Mode Register Set command (MRS).

In addition, it is recommended that DQM and CKE track  $V_{\text{DD}}$  to insure that output is in High-Z state. The Mode Register Set command (MRS) can be set before 2 Auto-refresh commands (REF) . It is possible to excute 5 before 4.

### ■ STATE DIAGRAM (Simplified for Single BANK Operation State Diagram)



#### **■ BANK OPERATION COMMAND TABLE**

• Minimum Clock Latency or Delay Time for Single Bank Operation

Second command (same bank) First command	MRS	ACTV	READ	READA	WRIT	WRITA	PRE	PALL	REF	SELF	BST
MRS	<b>t</b> RSC	<b>t</b> RSC					trsc	trsc	trsc	trsc	<b>t</b> rsc
ACTV			<b>t</b> RCD	<b>t</b> RCD	<b>t</b> rcd	<b>t</b> rcd	<b>t</b> ras	<b>t</b> ras			1
READ			1	1	*4 <b>1</b>	*4 <b>1</b>	*3 1	*3 1			1
READA	*1, *2 BL + t <sub>RP</sub>	*1 BL + t <sub>RP</sub>					*3 BL + t <sub>RP</sub>	*3 BL + t <sub>RP</sub>	*1 BL + t <sub>RP</sub>	*1 BL+ t <sub>RP</sub>	*1 BL + t <sub>RP</sub>
WRIT			<b>t</b> wr	<b>t</b> wr	1	1	*3 <b>t</b> dpl	*3 <b>t</b> dpl			1
WRITA	*1, *2 BL-1 + tdal	*1 BL-1 + t <sub>DAL</sub>					*3 BL-1 + t <sub>DAL</sub>	*3 BL-1 + t <sub>DAL</sub>	*1 BL-1 + t <sub>DAL</sub>	*1 BL-1 + t <sub>DAL</sub>	*1 BL-1 + <b>t</b> DAL
PRE	*1, *2 <b>t</b> RP	<b>t</b> RP					1	*3 1	*1 <b>t</b> RP	*1, *5 <b>t</b> RP	1
PALL	*2 <b>t</b> RP	<b>t</b> RP					1	1	<b>t</b> RP	*5 <b>t</b> RP	1
REF	<b>t</b> REFC	<b>t</b> REFC					trefc	<b>t</b> REFC	trefc	<b>t</b> REFC	<b>t</b> REFC
SELFX	<b>t</b> REFC	<b>t</b> REFC					trefc	<b>t</b> REFC	<b>t</b> REFC	<b>t</b> REFC	trefc

<sup>\*1:</sup> Assume all banks are in idle state.

Illegal Command.

<sup>\*2:</sup> Assume output is in High-Z state.

<sup>\*3:</sup> Assume tras (Min) is satisfied.

<sup>\*4:</sup> Assume no I/O conflict.

<sup>\*5:</sup> Assume the last data has been appeared on DQ.

• Minimum Clock Latency or Delay Time for Multi Bank Operation

Second			1	101 11101		poratio					
command			*4	*4	*4	*4					
(other bank)	MRS	ACTV	READ	READA	WRIT	WRITA	PRE	PALL	REF	SELF	BST
First			112,12	112/12/1	••••						
command											
MRS	<b>t</b> rsc	<b>t</b> rsc					<b>t</b> rsc	<b>t</b> rsc	<b>t</b> rsc	<b>t</b> rsc	<b>t</b> rsc
ACTV		*1	*6	*6	*6	*6	*5, *6	*6			4
ACTV		<b>t</b> rrd	1	1	1	1	1	<b>t</b> ras			1
		*1, *3			*8	*8	*5	*5			
READ		1	1	1	1	1	1	1			1
	*1, *2							*5	*1	*1	*1
READA	BL +	*1, *3	*5	*5	*5, *8	*5, *8	*5	BL+	BL+	BL+	BL+
	<b>t</b> RP	1	1	1	1	1	1	<b>t</b> RP	<b>t</b> RP	<b>t</b> RP	<b>t</b> RP
		*1, *3	_	_	_	_	*5	*5			_
WRIT		1	1	1	1	1	1	<b>t</b> DPL			1
	*1, *2	*1, *3	*5	*5	*5	*5	*5	*5	*1	*1	*1
WRITA	BL-1	1	^° 1	1	^5 1	1	1	BL-1	BL-1	BL-1	BL-1
	+ <b>t</b> dal	'	'	'	'	'	'	+ tdal	+ <b>t</b> dal	+ <b>t</b> dal	+ tdal
PRE	*1, *2	*1, *3	*6	*6	*6	*6	*5, *6	*6	*1	*1, *7	1
I IXL	<b>t</b> RP	1	1	1	1	1	1	1	<b>t</b> RP	<b>t</b> RP	'
	*2							_		*7	
PALL	<b>t</b> RP	<b>t</b> RP					1	1	<b>t</b> RP	<b>t</b> RP	1
REF	<b>t</b> REFC	<b>t</b> REFC					<b>t</b> REFC	<b>t</b> REFC	<b>t</b> REFC	<b>t</b> REFC	<b>t</b> REFC
SELFX	<b>t</b> REFC	trefc					<b>t</b> refc	<b>t</b> refc	<b>t</b> REFC	<b>t</b> REFC	<b>t</b> REFC

<sup>\*1:</sup> Assume all banks are in idle state.

\*8: Assume no I/O conflict.

Illegal Command.

<sup>\*2:</sup> Assume output is in High-Z state.

<sup>\*3:</sup> trrd (Min) of other bank (the second command will be asserted) is satisfied.

<sup>\*4:</sup> Assume other bank is in active, read or write state.

<sup>\*5:</sup> Assume tras (Min) is satisfied.

<sup>\*6:</sup> Assume other banks are not in READA/WRITA state.

<sup>\*7:</sup> Assume the last data has been appeared on DQ.

#### **■ MODE REGISTER TABLE**

#### **MODE REGISTER SET** ADDRESS A8\*2 **A**7\*2 $A_4$ $A_2$ $\mathbf{A}_1$ BA **A**12 **A**10 A<sub>9</sub> $A_6$ $A_5$ Аз Αo **A**11 MODE 0 CL BT ΒL 0 or 1 0 REGISTER **CAS Latency Burst Length** A<sub>6</sub> $A_5$ $A_4$ $A_2$ $\mathbf{A}_1$ Αo 0 0 0 Reserved BT = 0BT = 1 \*10 0 1 0 0 0 Reserved 0 0 2 1 0 0 1 2 2 0 1 1 Reserved 0 0 4 4 1 0 0 Reserved 1 0 1 1 8 1 0 1 Reserved 1 0 0 Reserved Reserved 1 1 0 Reserved Reserved 1 0 Reserved 1 1 1 1 Reserved 1 0 Reserved Reserved 1 Full Column Reserved Аз **Burst Type** 0 Sequential Interleave 1

<sup>\*1:</sup> BL = 1 and Full Column are not applicable to the interleave mode.

<sup>\*2:</sup>  $A_7$  and  $A_8 = 1$  are reserved for vender test.

#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
raiametei	Symbol	Min	Max	Offic
Voltage of Vcc Supply Relative to Vss	Vdd, Vddq	-0.5	+3.0	V
Voltage at Any Pin Relative to Vss	VIN, VOUT	-0.5	+3.0	V
Short Circuit Output Current	Іоит	-13	+13	mA
Storage Temperature	Тѕтс	-55	+125	°C


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### **■ RECOMMENDED OPERATING CONDITIONS**

(Referenced to Vss)

Parameter	Symbol		Unit		
raiailletei	Зуппоп	Min	Тур	Max	Oilit
Supply Voltage*1	VDD, VDDQ	1.65	1.8	1.95	V
Supply Voltage	Vss, Vssq	0	0	0	V
Input High Voltage *2	ViH	VDDQ-0.4	_	VDDQ + 0.3	V
Input Low Voltage *3	Vıl	-0.3	_	0.4	V
Ambient Temperature	TA	-40	_	+85	°C
Junction Temperature*4	Tj	-40	_	+125	°C

\*1 : All voltages are referenced to Vss.



\*3 : Undershoot limit: V<sub>IL</sub> (Min) =
Vss -1.5 V for pulse width ≤ 5 ns acceptable,
pulse width measured at 50% of pulse amplitude.

VIH
Pulse width ≤ 5 ns
VIL (Max)

\*4 : The maximum junction temperature of FCRAM (Tj) should not be more than +125 °C.

Tj is represented by the power consumption of FCRAM (P<sub>FCRAM</sub>) and Logic LSI(P<sub>D</sub>), the thermal resistance of the package(θja), and the maximum ambient temperature of the SiP(T<sub>A</sub>Max).

TjMax[ °C] = TaMax[ °C] + 
$$\theta$$
ja[ °C/W]  $\times \Sigma$  PMax[W]  $\Sigma$  PMax[W] = PFCRAM + PD

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

### **■** CAPACITANCE

 $(f = 1 \text{ MHz}, T_A = +25 ^{\circ}C)$ 

Parameter	Symbol		Unit		
Farameter	Symbol	Min	Тур	Max	Offic
Input Capacitance, Except for CLK	C <sub>IN1</sub>	2.0	_	5.0	pF
Input Capacitance for CLK	C <sub>IN2</sub>	2.0	_	5.0	pF
I/O Capacitance	Cı/o	2.0		5.0	pF

### **■ DC CHARACTERISTICS**

(At recommended operating conditions unless otherwise noted.)

Poromotor	Symbol	Condition	Val	Unit	
Parameter	Symbol	Condition	Min	Max	Unit
Output High Voltage	V <sub>OH(DC)</sub>	Iон = −2 mA	V <sub>DDQ</sub> -0.2	_	V
Output Low Voltage	V <sub>OL(DC)</sub>	IoL = 2 mA	_	0.2	V
Input Leakage Current (Any Input)	lu	$0 \text{ V} \le V_{\text{IN}} \le V_{\text{DDQ}};$ All other pins not under test = $0 \text{ V}$	-5	5	μА
Output Leakage Current	ILO	0 V ≤ V <sub>IN</sub> ≤ V <sub>DDQ</sub> ; Data out disabled	-5	5	μΑ
Operating Current (Average Power Supply Current)	I <sub>DD1</sub>	Burst Length = 1, $t_{RC} = Min \text{ for } BL = 1, \\ t_{CK} = Min, \\ One \text{ bank active,} \\ Output \text{ pin open,} \\ Addresses \text{ changed up to} \\ \text{one time during } t_{CK} \text{ (Min),} \\ 0  V \leq V_{IN} \leq V_{IL} \text{ Max,} \\ V_{IH} \text{ Min} \leq V_{IN} \leq V_{DDQ}$	_	30	mA
	I <sub>DD2P</sub>	$\label{eq:cke} \begin{split} \text{CKE} &= 0 \text{ V,} \\ \text{All banks idle, } \text{tck} &= \text{Min,} \\ \text{Power down mode,} \\ \text{V}_{\text{IL}} &= 0 \text{ V,} \\ \text{V}_{\text{IH}} &= \text{V}_{\text{DDQ}} \end{split}$	_	1	mA
	I <sub>DD2PS</sub>	CKE = 0 V, All banks idle, CLK = VDDQ or 0 V, Power down mode, VIL = 0 V, VIH = VDDQ	_	1	mA
Power Supply Current (Precharge Standby Current)	I <sub>DD2N</sub>	CKE = $V_{DDQ}$ , All banks idle, $t_{CK} = Min$ , NOP command only, Input signals (except to CMD) are changed one time during 30 ns, $V_{IL} = 0 V$ , $V_{IH} = V_{DDQ}$	_	Max	mA
	IDD2NS	CKE = $V_{DDQ}$ , All banks idle, CLK = $V_{DDQ}$ or 0 V, Input signal are stable, $V_{IL} = 0$ V, $V_{IH} = V_{DDQ}$	_		mA

### (Continued)

Parameter	Symbol	Condition	Va	Unit	
Parameter	Symbol	Condition	Min	Max	Unit
	Іррзр	CKE = 0 V, Any bank active, $tc\kappa = Min$ , Vll = 0 V, Vlh = VDDQ	_	1	mA
	Іддзрѕ	CKE = 0 V, Any bank active, CLK = VDDQ or 0 V, VIL = 0 V, VIH = VDDQ	_	1	mA
Power Supply Current (Active Standby Current)	Iррзи	CKE = VDDQ, Any bank active, tck = Min, NOP command only, Input signals (except to CMD) are changed one time during 30 ns, VIL = 0 V, VH = VDDQ	_	10	mA
	IDD3NS	CKE = VDDQ, Any bank active, CLK = VDDQ or 0 V, Input signals are stable, VIL = 0 V, VIH = VDDQ	_	1	mA
Average Power Supply Current (Burst mode Current)	I <sub>DD4</sub>	tck = Min, Burst Length = 4, Output pin open, All-banks active, Gapless data, $0 \ V \le V_{IN} \le V_{IL} \ Max,$ $V_{IH} \ Min \le V_{IN} \le V_{DDQ}$	_	40	mA
Average Power Supply Current (Refresh Current #1)	IDDs	Auto-refresh; $t_{CK} = Min, \\ t_{REFC} = Min, \\ 0 \ V \le V_{IN} \le V_{IL} \ Max, \\ V_{IH} \ Min \le V_{IN} \le V_{DDQ}$	_	73	mA
Average Power Supply Current (Refresh Current #2)	IDD6	Self-refresh; CLK = $V_{DDQ}$ or $0 V$ , CKE= $0 V$ , $0 V \le V_{IN} \le V_{IL} Max$ , $V_{IH} Min \le V_{IN} \le V_{DDQ}$	_	5	mA

Notes: • All voltages are referenced to Vss and Vssq.

- DC characteristics are measured after following "17. Power-Up Initialization" procedure in "■FUNCTIONAL DESCRIPTION".
- IDD depends on output termination, load conditions, clock rate, number of address and/or command change within certain period. The specified values are obtained with the output open.

#### **■ AC CHARACTERISTICS**

#### (1) Basic AC Characteristics

(At recommended operating conditions unless otherwise noted.)

Doromotor		Cumbal	Value		Just 1
Parameter		Symbol	Min	Max	— Unit
Clock Period	CL = 1	tck1	30	1000	ns
	CL = 2	tck2	15		ns
Clock High Time *1		<b>t</b> cH	6		ns
Clock Low Time *1		<b>t</b> cL	6	_	ns
Input Setup Time *1		<b>t</b> sı	3	_	ns
Input Hold Time except for CKE *1		tнı	2		ns
XRAS Access Time *2		<b>t</b> rac		57	ns
XCAS Access Time *1, *3		<b>t</b> cac	_	27	ns
Access Time from Clock (tck = Min) *1, *3, *4	CL = 1	t <sub>AC1</sub>	_	27	ns
	CL = 2	t <sub>AC2</sub>		12	ns
Output in Low-Z *1		tız	0		ns
Output in High-Z *1, *5	CL = 1	<b>t</b> HZ1	2.5	10	ns
	CL = 2	<b>t</b> HZ2	2.5	10	ns
Output Hold Time *1, *3		tон	2.5		ns
Time between Auto-Refresh command interval *2		<b>t</b> refi	_	1.95	μs
Time between Refresh		tref	_	4	ms
Transition Time		tτ	0.5	5	ns

<sup>\*1:</sup> If input signal transition time (t<sub>T</sub>) is longer than 1 ns; [ (t<sub>T</sub> / 2) - 0.5] ns should be added to tcac (Max), tac (Max), thz (Max) and tsi (Min) spec values, [ (t<sub>T</sub> / 2) - 0.5] ns should be subtracted from tiz (Min), thz (Min) and toh (Min) spec values, and (t<sub>T</sub> - 1.0) ns should be added to tch (Min), tsi (Min), and thi (Min) spec values.

Notes: • AC characteristics are measured after following "17. Power-Up Initialization" procedure in "■FUNCTIONAL DESCRIPTION".

- AC characteristics assume  $t_T = 1$  ns ,10 pF of capacitive and 50  $\Omega$  of terminated load. Refer to "(5) Measurement Condition of AC Characteristics (Load Circuit)"
- 0.9 V is the reference level for measuring timing of input/output signals.
- Transition times are measured between V<sub>IH</sub> (Min) and V<sub>IL</sub> (Max). Refer to "(6) Setup, Hold and Delay Time".

<sup>\*2:</sup> This value is for reference only.

<sup>\*3:</sup> Measured under AC test load circuit shown in " (5) Measurement Condition of AC Characteristics (Load Circuit) ".

<sup>\*4:</sup> tac also specifies the access time at burst mode except for first access at CL = 1.

<sup>\*5:</sup> Specified where output buffer is no longer driven.

#### (2) Base Values for Clock Count/Latency

Doromotor	Symbol	Value		11::4
Parameter	Symbol	Min	Max	Unit
XRAS Cycle Time *	<b>t</b> RC	75		ns
XRAS Precharge Time	<b>t</b> RP	30		ns
XRAS Active Time	tras	45	110000	ns
XRAS to XCAS Delay Time	tRCD	30		ns
Write Recovery Time	<b>t</b> wr	15		ns
XRAS to XRAS Bank Active Delay Time	<b>t</b> rrd	15		ns
Data-in to Precharge Lead Time	<b>t</b> DPL	15		ns
Data-in to Active/ Refresh Command Period	<b>t</b> dal	1cyc+ t <sub>RP</sub>		ns
Refresh Cycle Time	<b>t</b> refc	75		ns
Mode Resister Set Cycle Time	trsc	45	_	ns

<sup>\*:</sup> trc (Min) is not sum of tras (Min) and trp (Min). Actual clock count of trc (Irc) must satisfy trc (Min), tras (Min) and trp (Min).

#### (3) Clock Count Formula

$$Clock \ge \frac{Base\ Value}{Clock\ Period}\ \ (Round\ up\ to\ a\ whole\ number)$$


Note: All base values are measured from the clock edge at the command input to the clock edge for the next command input. All clock counts are calculated by a simple formula: clock count equals base value divided by clock period (round up to a whole number).


#### (4) Latency - Fixed Values


(The latency values on these parameters are fixed regardless of clock period.)


Parameter		Symbol	Value	Unit
CKE to Clock Disable		ℓ cke	1	cycle
DQM to Output in High-Z	CL = 1	ℓ DQZ1	1	cycle
	CL = 2	ℓ DQZ2	2	cycle
DQM to Input Data Delay		$\ell_{\mathrm{DQD}}$	0	cycle
Last Output to Write Command Delay		ℓ owd	2	cycle
Write Command to Input Data Delay		ℓ DWD	0	cycle
Precharge to Output in High-Z Delay	CL = 1	ℓ ROH1	1	cycle
r recharge to Odiput in riigh-2 belay	CL = 2	ℓ ROH2	2	cycle
Burst Stop Command to Output in High-Z Delay	CL = 1	ℓ BSH1	1	cycle
	CL = 2	ℓ BSH2	2	cycle
XCAS to XCAS Delay (Min)		ℓ CCD	1	cycle
XCAS Bank Delay (Min)		ℓ CBD	1	cycle


#### (5) Measurement Condition of AC Characteristics (Load Circuit)













#### **■ TIMING DIAGRAMS**

#### 1. Clock Enable - READ and WRITE Suspend (@ BL = 4)




- \*1: The latency of CKE ( $\ell_{CKE}$ ) is one clock.
- \*2: During the read mode, burst counter will not be increased/decreased at the next clock of CSUS command. Output data remains the same data.
- \*3: During the write mode, data at the next clock of CSUS command is ignored.

#### 2. Clock Enable - Power Down Entry and Exit





- \*1: The Precharge command (PRE or PALL) should be asserted if any bank is active and in the burst mode.
- \*2: The NOP command should be asserted in conjunction with CKE.
- $^{*}3$ : The ACTV command can be latched after  $t_{SI}+1$  clock (Min) .


#### 3. Column Address to Column Address Input Delay




#### 4. Different Bank Address Input Delay









### 6. Precharge Timing (Applied to the Same Bank)











#### 9. WRITE Interrupted by Burst Stop (Example @ BL = 2)




#### 10. WRITE Interrupted by Precharge





Note: The precharge command (PRE) should be issued only after the topL of final data input is satisfied. PRE means 'PRE' or 'PALL'.

#### 11. READ Interrupted by WRITE (Example @ CL = 2, BL = 4)



- \*1: The First DQM makes high-impedance state (High-Z) between the last output and the first input data.
- \*2: The Second DQM makes internal output data mask to avoid bus contention.
- \*3: The Third DQM in illustrated above also makes internal output data mask. If burst read ends (the final data output) at or after the second clock of burst write, this third DQM is required to avoid internal bus contention.






Notes: • READ command should be issued after two of the final data input is satisfied.


• The write data after READ command is masked by READ command.

#### 13. READ with Auto-Precharge (Example @ CL = 2, BL = 2 Applied to same bank)



\*: The Next ACTV command should be issued after BL + tRP from READA command.

#### 14. WRITE with Auto-Precharge (Example @ CL = 2, BL = 2 Applied to same bank)




\*: The Next command should be issued after (BL -1) + t<sub>DAL</sub> from WRITA command.

Notes: • If the final data is masked by DQM, the precharge does not start at the clock of the final data input.

- Once the auto precharge command is asserted, no new command within the same bank can be issued.
- The Auto-precharge command can not be invoked at full column burst operation.


#### 15. Auto-Refresh Timing



- \*1: All banks should be precharged prior to the first Auto-refresh command (REF) .
- \*2: Either NOP or DESL command should be asserted within treet period while Auto-refresh mode.
- \*3: Any activation command such as ACTV or MRS commands other than REF command should be asserted after treef from the last REF command.


Note: Bank select is ignored at the REF command. The refresh address and bank select are selected by the internal refresh counter.

#### 16. Self-Refresh Entry and Exit Timing



- \*1: The Precharge command (PRE or PALL) should be asserted if any bank is active prior to the Self-refresh Entry command (SELF) .
- \*2: The Self-refresh Exit command (SELFX) is latched after tsi.
- \*3: Either NOP or DESL command can be used during treec period.
- \*4: CKE should be held high for at least one treet period after tsi.

#### 17. Mode Register Set Timing



Note: The Mode Register Set command (MRS) should be asserted only after all banks have been precharged and DQ is in High-Z.

### ■ ORDERING INFORMATION

Part number	Configuration	Shipping form	Remarks
MB81ES171625-15WFKT-X	512 K word $\times$ 16 bit $\times$ 2 bank	wafer	
MB81ES173225-15WFKT-X	256 K word $\times$ 32 bit $\times$ 2 bank	wafer	

## **FUJITSU LIMITED**

For further information please contact:

#### **Japan**

FUJITSU LIMITED
Marketing Division
Electronic Devices
Shinjuku Dai-Ichi Seimei Bldg. 7-1,
Nishishinjuku 2-chome, Shinjuku-ku,
Tokyo 163-0721, Japan
Tel: +81-3-5322-3353

Fax: +81-3-5322-3386 http://edevice.fujitsu.com/

#### North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333

Sunnyvale, CA 94088-3470, U.S.A.

Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

#### **Europe**

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10, D-63303 Dreieich-Buchschlag,

Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://www.fme.fujitsu.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741

Tel: +65-6281-0770 Fax: +65-6281-0220

http://www.fmal.fujitsu.com/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu, Seoul 135-280

Korea Tel: +82-2-3484-7100

Fax: +82-2-3484-7111

http://www.fmk.fujitsu.com/

F0306

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.