

# LH1538

## DESCRIPTION

The LH1538 is a 128-output common driver IC suitable for driving large/medium scale dot matrix LCD panels with low voltage segment drive method, and is used in personal computers/work stations. Through the use of SST (Super Slim TCP) technology, it is ideal for substantially decreasing the size of the frame section of LCD module. When combined with the LH1581 segment driver, it can create a low power consuming, high-resolution LCD.


## FEATURES

- Selectable number of LCD drive outputs : 128/120
- Supply voltage for LCD drive : +30.0 to +80.0 V
- Supply voltage for the logic system : +2.5 to +5.5 V
- Shift clock frequency
  - 4 MHz (MAX.) : VDD = +5.0±0.5 V
  - 3 MHz (MAX.) : VDD = +2.5 to +4.5 V
- Low power consumption
- Low output impedance
- Level of LCD drive outputs : 3
- Controllable input signal directly from controller
- Built-in control function for blanking period
- Built-in 128-bit bi-directional shift register (divisible into 64 bits x 2)
- Available in a single mode (128-bit shift register or 120-bit shift register) or in a dual mode (64-bit shift register x 2 or 60-bit shift register x 2)
  - ① O<sub>1</sub>→O<sub>128</sub> (O<sub>5</sub>→O<sub>124</sub>) Single mode
  - ② O<sub>128</sub>→O<sub>1</sub> (O<sub>124</sub>→O<sub>5</sub>) Single mode
  - ③ O<sub>1</sub>→O<sub>64</sub>, O<sub>65</sub>→O<sub>128</sub> (O<sub>5</sub>→O<sub>64</sub>, O<sub>65</sub>→O<sub>124</sub>) Dual mode
  - ④ O<sub>128</sub>→O<sub>65</sub>, O<sub>64</sub>→O<sub>1</sub> (O<sub>124</sub>→O<sub>65</sub>, O<sub>64</sub>→O<sub>5</sub>) Dual mode

The above 4 shift directions are pin-selectable
- Shift register circuits are reset when DISPOFF active
- Package : 152-pin TCP (Tape Carrier Package)


## 128-output LCD Common Driver IC

### PIN CONNECTIONS



**PIN DESCRIPTION**

PIN NO.	SYMBOL	I/O	DESCRIPTION
1 to 128	O1-O128	O	LCD drive output
129, 152	VSLL, VSLR	-	Power supply for LCD drive
130, 151	VCL, VCR	-	Power supply for LCD drive
131, 150	VSHL, VSHR	-	Power supply for LCD drive
132, 149	VCC	-	Power supply for LCD drive
133, 148	VEE	-	Power supply for LCD drive
134, 147	DIO2, DIO1	I/O	Shift data input/output for shift register
135	DISPOFF	I	Control input for output of non-select level
136	BLNK	I	Control input for blanking period
137	SHL	I	Input for selecting the shift direction of shift register
138	FR	I	AC-converting signal input for LCD drive waveform
139	OC	I	Input for selecting the number of LCD drive outputs
140	Vss	-	Ground (0 V)
141	LP	I	Shift clock input for shift register
142, 143	TEST2, TEST1	I	Test mode selection input
144	DMIN	I	Dual mode data input
145	VDD	-	Power supply for logic system (+2.5 to +5.5 V)
146	MODE	I	Mode selection input

**BLOCK DIAGRAM**

## FUNCTIONAL OPERATIONS OF EACH BLOCK

BLOCK	FUNCTION
Shift Register	Shifts data from the data input pin at the falling edge of the LP signal, based on the data shift direction and mode setting received from the control logic block.
Level Shifter	The logic voltage signal is level-shifted to the LCD drive voltage level, and is output to the driver block.
3-Level Driver	Drives the LCD drive output pins from the shift register data, and selects one of 3 levels ( $V_{SH}$ , $V_c$ or $V_{SL}$ ) based on the FR, $\overline{DISPOFF}$ and $\overline{BLNK}$ signals.
Control Logic	Controls the shift register's direction of data shift, mode setting and number of LCD drive outputs in response to SHL, MODE and OC signal inputs.
Test Circuit	The circuit for testing. During normal operation, it isn't activated.

## INPUT/OUTPUT CIRCUITS




Fig. 1 Input Circuit (1)




Fig. 2 Input Circuit (2)




Fig. 3 Input Circuit (3)




Fig. 4 Input/Output Circuit




Fig. 5 LCD Drive Output Circuit

## FUNCTIONAL DESCRIPTION

### Pin Functions

SYMBOL	FUNCTION
VDD	Logic system power supply pin, connected to +2.5 to +5.5 V.
Vss	Logic system power supply pin, connected to 0 V.
VEE	Power supply pin for LCD drive
VCC	Power supply pin for LCD drive
VSHL, VSHR VCL, VCR VSLL, VSLR	Bias power supply pins for LCD drive voltage <ul style="list-style-type: none"> <li>Normally use the bias voltages set by a resistor divider.</li> <li>Ensure that voltages are set such that <math>VEE \leq VSL &lt; Vc &lt; VSH \leq Vcc</math>.</li> <li><math>V_{iL}</math> and <math>V_{iR}</math> (<math>i = SH, C, SL</math>) must connect to an external power supply, and supply regular voltage which is assigned by specification for each power pin.</li> </ul>
DIO1	Shift data input/output pin for bi-directional shift register <ul style="list-style-type: none"> <li>Input pin when <math>SHL = L</math>, output pin when <math>SHL = H</math>. When <math>SHL = L</math>, DIO1 is used as input pin, it will be pulled down. When <math>SHL = H</math>, DIO1 is used as output pin, it won't be pulled down.</li> <li>Refer to "RELATIONSHIP BETWEEN THE DATA I/O PINS AND DATA TRANSFER DIRECTION" in Functional Operations.</li> </ul>
DIO2	Shift data input/output pin for bi-directional shift register <ul style="list-style-type: none"> <li>Input pin when <math>SHL = H</math>, output pin when <math>SHL = L</math>. When <math>SHL = H</math>, DIO2 is used as input pin, it will be pulled down. When <math>SHL = L</math>, DIO2 is used as output pin, it won't be pulled down.</li> <li>Refer to "RELATIONSHIP BETWEEN THE DATA I/O PINS AND DATA TRANSFER DIRECTION" in Functional Operations.</li> </ul>
LP	Shift clock pulse input pin for bi-directional shift register <ul style="list-style-type: none"> <li>Data is shifted at the falling edge of the clock pulse.</li> </ul>
SHL	Input pin for selecting the shift direction of bi-directional shift register <ul style="list-style-type: none"> <li>Data is shifted from O1 to O128 when set to Vss level "L", and data is shifted from O128 to O1 when set to VDD level "H".</li> <li>Refer to "RELATIONSHIP BETWEEN THE DATA I/O PINS AND DATA TRANSFER DIRECTION" in Functional Operations.</li> </ul>
OC	Input pin for selecting the number of LCD drive outputs <ul style="list-style-type: none"> <li>Selectable 128-output mode or 120-output mode.</li> <li>When set to Vss level "L", 120-output mode is selected; when set to VDD level "H", 128-output mode is selected.</li> <li>When 120-output mode, output pins which aren't used (O1 to O4, O125 to O128) output the non-select level <math>Vc</math>.</li> <li>Refer to "RELATIONSHIP BETWEEN THE DATA I/O PINS AND DATA TRANSFER DIRECTION" in Functional Operations.</li> </ul>

SYMBOL	FUNCTION
<u>DISPOFF</u>	<p>Control input pin for output of non-select level</p> <ul style="list-style-type: none"> <li>The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit.</li> <li>When set to Vss level "L", the LCD drive output pins (O1-O128) are set to level Vc.</li> <li>When set to "L", the contents of the shift register are reset to not reading data. When the <u>DISPOFF</u> function is canceled, the driver outputs non-select level (Vc), and the shift data is read at the next falling edge of the LP. At that time, if <u>DISPOFF</u> removal time does not correspond to what is shown in AC characteristics, the shift data is not read correctly.</li> <li>Table of truth values is shown in "TRUTH TABLE" in Functional Operations.</li> </ul>
<u>BLNK</u>	<p>Control input pin for blanking period</p> <ul style="list-style-type: none"> <li>The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit.</li> <li>When set to Vss level "L", blanking period mode is selected, the LCD drive output pins (O1 to O128) are set to level Vc.</li> </ul> <p>At this time shift registers are active (not reset).</p>
FR	<p>AC signal input pin for LCD drive waveform</p> <ul style="list-style-type: none"> <li>The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit.</li> <li>Normally it inputs a frame inversion signal.</li> <li>The LCD drive output pins' output voltage levels can be set using the shift register output signal and the FR signal.</li> <li>Table of truth values is shown in "TRUTH TABLE" in Functional Operations.</li> </ul>
MODE	<p>Mode selection pin</p> <ul style="list-style-type: none"> <li>When set to Vss level "L", single mode is selected; when set to VDD level "H", dual mode is selected.</li> <li>Refer to "RELATIONSHIP BETWEEN THE DATA I/O PINS AND DATA TRANSFER DIRECTION" in Functional Operations.</li> </ul>
DMIN	<p>Dual mode data input pin</p> <ul style="list-style-type: none"> <li>According to the data shift direction of the data shift register, data can be input starting from the 65th bit.</li> <li>When the chip is used in dual mode, DMIN will be pulled down.</li> <li>When the chip is used in single mode, DMIN won't be pulled down.</li> <li>Refer to "RELATIONSHIP BETWEEN THE DATA I/O PINS AND DATA TRANSFER DIRECTION" in Functional Operations.</li> </ul>
TEST <sub>1</sub> TEST <sub>2</sub>	<p>Test mode selection pins</p> <ul style="list-style-type: none"> <li>During normal operation, fix to Vss level "L".</li> </ul>
O <sub>1</sub> -O <sub>128</sub>	<p>LCD drive output pins</p> <ul style="list-style-type: none"> <li>Corresponding directly to each bit of the shift register, one level (V<sub>SH</sub>, V<sub>c</sub> or V<sub>SL</sub>) is selected and output.</li> <li>Table of truth values is shown in "TRUTH TABLE" in Functional Operations.</li> </ul>

## Functional Operations

### TRUTH TABLE

FR	LATCH DATA	DISPOFF	BLNK	LCD DRIVE OUTPUT VOLTAGE LEVEL (O1-O128)
L	L	H	H	Vc
L	H	H	H	Vsh
H	L	H	H	Vc
H	H	H	H	Vsl
X	X	H	L	Vc
X	X	L	X	Vc

### NOTES :

- $V_{EE} \leq V_{SL} < V_c < V_{SH} \leq V_{CC}$ , L :  $V_{SS}$  (0 V), H :  $V_{DD}$  (+2.5 to +5.5 V), X : Don't care
- "Don't care" should be fixed to "H" or "L", avoiding floating.

There are two kinds of power supply (logic level voltage and LCD drive voltage) for the LCD driver.

Supply regular voltage which is assigned by specification for each power pin.

## RELATIONSHIP BETWEEN THE DATA I/O PINS AND DATA TRANSFER DIRECTION


OC	MODE	SHL	DATA TRANSFER DIRECTION	DIO1	DIO2	DMIN
L (120 outputs)	L (Single)	L	O5 → O124	INPUT	OUTPUT	X
		H	O124 → O5	OUTPUT	INPUT	X
	H (Dual)	L	O5 → O64	INPUT	OUTPUT	INPUT
			O65 → O124			
	H (128 outputs)	H	O124 → O65	OUTPUT	INPUT	INPUT
			O64 → O5			
	H (128 outputs)	L (Single)	O1 → O128	INPUT	OUTPUT	X
			O128 → O1	OUTPUT	INPUT	X
		H (Dual)	O1 → O64	INPUT	OUTPUT	INPUT
			O65 → O128			
		H	O128 → O65	OUTPUT	INPUT	INPUT
			O64 → O1			

### NOTES :


- L :  $V_{SS}$  (0 V), H :  $V_{DD}$  (+2.5 to +5.5 V), X : Don't care
- "Don't care" should be fixed to "H" or "L", avoiding floating.

## CONNECTION EXAMPLES FOR PLURAL COMMON DRIVERS


(a) Single Mode (SHL = "L")




(b) Single Mode (SHL = "H")



(c) Dual Mode (SHL = "L")



(d) Dual Mode (SHL = "H")



## PRECAUTIONS


### Precautions when connecting or disconnecting the power supply

This IC has a high-voltage LCD driver, so it may be permanently damaged by a high current which may flow if voltage is supplied to the LCD drive power supply while the logic system power supply is floating. The details are as follows.

- When connecting the power supply, connect the LCD drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LCD drive power.
- It is advisable to connect the serial resistor (50 to 100 Ω) or fuse to the LCD drive power Vcc of the system as a current limiter. Set up a suitable value of the resistor in consideration of the display grade.

And when connecting the logic power supply, the logic condition of this IC inside is insecure. Therefore connect the LCD drive power supply after resetting logic condition of this IC inside on  $\overline{\text{DISPOFF}}$  function. After that, cancel the  $\overline{\text{DISPOFF}}$  function after the LCD drive power supply has become stable. Furthermore, when disconnecting the power, set the LCD drive output pins to level Vc on  $\overline{\text{DISPOFF}}$  function. Then disconnect the logic system power after disconnecting the LCD drive power.

When connecting the power supply, follow the recommended sequence shown here.



**ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	APPLICABLE PINS	RATING	UNIT	NOTE
Supply voltage (1)	VDD	VDD	VEE - 0.3 to VEE + 47.0	V	1, 2
	VSS	VSS	VEE - 0.3 to VEE + 47.0	V	
	VDD - VSS	VDD, VSS	-0.3 to +7.0	V	1
Supply voltage (2)	VCC	VCC	VEE - 0.3 to VEE + 85.0	V	1, 2
	VSH	VSHL, VSHR	VEE - 0.3 to VCC + 0.3	V	
	Vc	VCL, VCR	VEE - 0.3 to VCC + 0.3	V	
	VSL	VSLL, VSLR	VEE - 0.3 to VCC + 0.3	V	
Input voltage	VI	DIO1, DIO2, DMIN, SHL, MODE, LP, FR, OC, <u>DISPOFF</u> , <u>BLNK</u> , TEST1, TEST2	Vss -0.3 to VDD + 0.3	V	1
Storage temperature	TSTG		-45 to +125	°C	

**NOTES :**

1. TA = +25 °C
2. The maximum applicable voltage on any pin with respect to VEE.

**RECOMMENDED OPERATING CONDITIONS**

PARAMETER	SYMBOL	APPLICABLE PINS	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage (1)	VDD	VDD	Vss + 2.5		Vss + 5.5	V	1, 2
Supply voltage (2)	VCC	VCC	Vss + 17.5		Vss + 42.5	V	
Supply voltage (3)	VEE	VEE	Vss - 37.5		Vss - 12.5	V	
Operating temperature	TOPR		-20		+85	°C	

**NOTES :**

1. The applicable voltage on any pin with respect to Vss (0 V).
2. Ensure that voltages are set such that VEE ≤ VSL < Vc < Vsh ≤ Vcc.

## ELECTRICAL CHARACTERISTICS

### DC Characteristics

( $V_{SS} = 0$  V,  $V_{DD} = +2.5$  to  $+5.5$  V,  $V_{CC} - V_{EE} = +30.0$  to  $+80.0$  V,  $T_{OPR} = -20$  to  $+85$  °C)


PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	$V_{IL}$		DIO1, DIO2, DMIN, SHL, MODE, LP, FR, OC, $\overline{DISPOFF}$ , $\overline{BLNK}$			$0.2V_{DD}$	V	
Input "High" voltage	$V_{IH}$			$0.8V_{DD}$			V	
Output "Low" voltage	$V_{OL}$	$I_{OL} = +0.4$ mA	DIO1, DIO2			+0.4	V	
Output "High" voltage	$V_{OH}$	$I_{OH} = -0.4$ mA		$V_{DD} - 0.4$			V	
Input leakage current	$I_{IL1}$	$VI = V_{SS}$	DIO1, DIO2, DMIN, SHL, MODE, LP, FR, OC, $\overline{DISPOFF}$ , $\overline{BLNK}$			-10.0	$\mu A$	
	$I_{IH1}$	$VI = V_{DD}$	SHL, MODE, LP, FR, OC, $\overline{DISPOFF}$ , $\overline{BLNK}$			+10.0	$\mu A$	
Input pull-down current	$I_{PD}$	$VI = V_{DD}$	DIO1, DIO2, DMIN			100.0	$\mu A$	
Output resistance	$R_{ON}$	$ \Delta V_{ON}  = 0.5$ V	O1-O128		0.6	1.0	kΩ	1
Standby current (1)	$I_{STB1}$		$V_{DD}$			50	$\mu A$	2
Standby current (2)	$I_{STB2}$		$V_{CC}$			50	$\mu A$	2
Supply current (1)	$I_{DD}$		$V_{DD}$			80	$\mu A$	3
Supply current (2)	$I_{CC}$		$V_{CC}$			120	$\mu A$	3

### NOTES :


1.  $V_{CC} = V_{SH} = +32.5$  V,  $V_C = +2.5$  V,  $V_{EE} = V_{SL} = -27.5$  V,  $V_{DD} = +5.0$  V.
2.  $V_{CC} = V_{SH} = +42.5$  V,  $V_C = +2.5$  V,  $V_{EE} = V_{SL} = -37.5$  V,  $V_{DD} = +5.0$  V,  $VI = V_{SS}$ .
3.  $V_{CC} = V_{SH} = +42.5$  V,  $V_C = +2.5$  V,  $V_{EE} = V_{SL} = -37.5$  V,  $V_{DD} = +5.0$  V,  $f_{LP} = 41.6$  kHz,  $f_{FR} = 80$  Hz, 1/480 duty operation, no-load.

**AC Characteristics**(V<sub>SS</sub> = 0 V, V<sub>DD</sub> = +2.5 to +5.5 V, V<sub>CC</sub> – V<sub>EE</sub> = +30.0 to +80.0 V, T<sub>OPR</sub> = –20 to +85 °C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Shift clock period	t <sub>L</sub> P	V <sub>DD</sub> = +5.0±0.5 V	250			ns
		V <sub>DD</sub> = +2.5 to +4.5 V	330			ns
Shift clock "H" pulse width	t <sub>WL</sub> PH	V <sub>DD</sub> = +5.0±0.5 V	30			ns
		V <sub>DD</sub> = +2.5 to +4.5 V	60			ns
Data setup time	t <sub>SU</sub>		50			ns
Data hold time	t <sub>H</sub>		50			ns
Input signal rise time	t <sub>R</sub>				50	ns
Input signal fall time	t <sub>F</sub>				50	ns
DISPOFF removal time	t <sub>SD</sub>		120			ns
DISPOFF "L" pulse width	t <sub>WDL</sub>		1.2			μs
Output delay time (1)	t <sub>D</sub>	CL = 15 pF V <sub>DD</sub> = +5.0±0.5 V			170	ns
		CL = 15 pF V <sub>DD</sub> = +2.5 to +4.5 V			250	
Output delay time (2)	t <sub>PD1</sub> , t <sub>PD2</sub>	CL = 15 pF V <sub>DD</sub> = +5.0±0.5 V			0.7	μs
		CL = 15 pF V <sub>DD</sub> = +2.7 to +4.5 V			1.2	
		CL = 15 pF V <sub>DD</sub> = +2.5 to +2.7 V			2.5	
Output delay time (3)	t <sub>PD3</sub>	CL = 15 pF V <sub>DD</sub> = +5.0±0.5 V			0.7	μs
		CL = 15 pF V <sub>DD</sub> = +2.7 to +4.5 V			1.2	
		CL = 15 pF V <sub>DD</sub> = +2.5 to +2.7 V			2.5	
Output delay time (4)	t <sub>PD4</sub>	CL = 15 pF V <sub>DD</sub> = +5.0±0.5 V			0.7	μs
		CL = 15 pF V <sub>DD</sub> = +2.7 to +4.5 V			1.2	
		CL = 15 pF V <sub>DD</sub> = +2.5 to +2.7 V			2.5	


**Timing Chart**

## SYSTEM CONFIGURATION EXAMPLE



## **PACKAGES**

(Unit : mm)



UPILEX is a trademark of UBE INDUSTRIES, LTD..

