

ICS8430252-45

FEMTOCLOCKSTM CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

GENERAL DESCRIPTION




The ICS8430252-45 is a 2 output LVPECL and LVCMOS/LVTTL Synthesizer optimized to generate Ethernet reference clock frequencies and is a member of the HiPerClocks™ family of high performance clock solutions from ICS. Using a

25MHz, 18pF parallel resonant crystal, the following frequencies can be generated: 156.25MHz LVPECL output and, 125MHz LVCMOS output. The 8430252-45 uses ICS' 3rd generation low phase noise VCO technology and can achieve 1ps or lower typical rms phase jitter, easily meeting Ethernet jitter requirements. The ICS8430252-45 is packaged in a small 16-pin TSSOP package.


FEATURES

- One differential 3.3V LVPECL output and One LVCMOS/LVTTL output
- Crystal oscillator interface designed for a 25MHz, 18pF parallel resonant crystal
- A 25MHz crystal generates both an output frequency of 156.25MHz (LVPECL) and 125MHz (LVCMOS)
- VCO frequency: 625MHz
- RMS phase jitter @ 156.25MHz (1.875MHz 20MHz) using a 25MHz crystal: 0.39ps (typical)
- Full 3.3V supply mode
- 0°C to 70°C ambient operating temperature
- · Industrial temperature available upon request
- Available in both standard and lead-free RoHS compliant packages

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS8430252-45 16-Lead TSSOP 4.4mm x 5.0mm x 0.92mm

G Package
Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



ICS8430252-45
FEMTOCLOCKSTM CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	/ре	Description
1	OE	Input	Pullup	Output enable pin. LVCMOS/LVTTL interface levels. See Table 3A Function Table.
2, 9, 15	V_{EE}	Power		Negative supply pin.
3	QA	Output		LVCMOS/LVTTL clock output.
4	V _{CCO_A}	Power		Output supply pin for QA output.
5, 6	nc	Unused		No connect.
7	V _{CCA}	Power		Analog supply pin.
8	V _{cc}	Power		Core supply pin.
10, 11	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
12	V _{CCO_B}	Power		Output supply pin for QB, nQB outputs.
13, 14	nQB, QB	Output		Differential clock outputs. LVPECL interface levels.
16	CLK_EN	Input	Pullup	Clock enable pin. LVCMOS/LVTTL interface levels. See Table 3B Function Table.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
C _{PD}	Power Dissipation Capacitance	$V_{CC}, V_{CCA}, V_{CCO_A}, V_{CCO_B} = 3.465V$		10		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ

TABLE 3A. OE SELECT FUNCTION TABLE

Input	Output
OE	QA
0	Hi-Z
1	Active

TABLE 3B. CLK_EN SELECT FUNCTION TABLE

Input	Outputs			
CLK_EN	QB	nQB		
0	Low	High		
1	Active	Active		



ICS8430252-45

FEMTOCLOCKSTM CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC} 4.6V

Inputs, V_1 -0.5V to V_{CC} + 0.5V

Outputs, I_{\odot}

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance, $\theta_{\rm JA}$ 89°C/W (0 Ifpm) Storage Temperature, T_{STG} -65°C to 150°C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

 $\textbf{Table 4A. Power Supply DC Characteristics, } V_{\text{CC}} = V_{\text{CCA}} = V_{\text{CCO_A}}, V_{\text{CCO_B}} = 3.3 \text{V} \pm 5\%, \text{Ta} = 0^{\circ}\text{C to } 70^{\circ}\text{C}$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Core Supply Voltage		3.135	3.3	3.465	٧
V _{CCA}	Analog Supply Voltage		3.135	3.3	3.465	V
V _{CCO A} , V _{CCO B}	Output Supply Voltage		3.135	3.3	3.465	V
I _{EE}	Power Supply Current			75		mA
I _{CCA}	Analog Supply Current			8		mA

Table 4B. LVCMOS / LVTTL DC Characteristics, $V_{\rm CC} = V_{\rm CCA} = V_{\rm CCO~A} = 3.3 V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2		V _{cc} + 0.3	V
V _{IL}	Input Low Voltage			-0.3		0.8	V
I _{IH}	Input High Current	OE, CLK_EN	$V_{CC} = V_{IN} = 3.465V$			5	
I _{IL}	Input Low Current	OE, CLK_EN	$V_{CC} = 3.465V, V_{IN} = 0V$	-150			
V _{OH}	Output High Voltage; NOTE 1			2.6			V
V _{OL}	Output Low Voltage;	NOTE 1				0.5	V

NOTE 1: Outputs terminated with 50Ω to $V_{CCO\ A}/2$. See Parameter Measurement Information Section,

Table 4C. LVPECL DC Characteristics, $V_{CC} = V_{CCA} = V_{CCO B} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cco} - 1.4		V _{cco} - 0.9	V
V _{OL}	Output Low Voltage; NOTE 1		V _{cco} - 2.0		V _{cco} - 1.7	٧
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50 Ω to V $_{\rm CCO~B}$ - 2V.

[&]quot;3.3V Output Load Test Circuit".



ICS8430252-45

FEMTOCLOCKSTM CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation			Fundamenta	al	
Frequency			25		MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

NOTE: Characterized using an 18pF parallel resonant crystal.

Table 6. AC Characteristics, $V_{CC} = V_{CCA} = V_{CCO_A}, V_{CCO_B} = 3.3V \pm 5\%$, TA = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f	Output Fraguancy P	ango			156.25		MHz
I _{OUT}	Output Frequency Range				125		MHz
4::+(<i>C</i> X)	tjit(Ø) RMS Phase Jitter (Random); NOTE 1	QA	125MHz (1.875MHz - 20MHz)		0.41		ps
ரா(ூ)		QB, nQB	156.25MHz (1.875MHz - 20MHz)		0.39		ps
. /.	Output Rise/Fall Time	QA	000/ +- 000/		775		ps
t_R / t_F		QB, nQB	20% to 80%		390		ps
odc	Output Duty Cycle	QA			50		%
	Output Duty Cycle	QB, nQB			50		%


NOTE 1: Please refer to the Phase Noise Plots.



ICS8430252-45

FEMTOCLOCKSTM CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

Typical Phase Noise at 156.25MHz







ICS8430252-45

FEMTOCLOCKSTM CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER


PARAMETER MEASUREMENT INFORMATION






3.3V CORE/3.3V LVPECL OUTPUT LOAD AC TEST CIRCUIT


3.3V CORE/3.3V LVCMOS OUTPUT LOAD AC TEST CIRCUIT






RMS PHASE JITTER


LVCMOS OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD





LVPECL OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

LVCMOS OUTPUT RISE/FALL TIME



LVPECL OUTPUT RISE/FALL TIME



ICS8430252-45

FEMTOCLOCKSTM CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS8430252-45 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{\rm CC}, V_{\rm CCA},$ and $V_{\rm CCO_X}$ should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a 10Ω resistor along with a $10\mu F$ and a $.01\mu F$ bypass capacitor should be connected to each $V_{\rm CCA}$ pin.





FIGURE 1. POWER SUPPLY FILTERING

CRYSTAL INPUT INTERFACE

The ICS8430252-45 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 2* below were determined using a 25MHz, 18pF

parallel resonant crystal and were chosen to minimize the ppm error.





ICS8430252-45

FEMTOCLOCKSTM CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

SELECT PINS:

All select pins have internal pull-ups and pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

OUTPUTS:

LVCMOS OUTPUT:

All unused LVCMOS output can be left floating. We recommend that there is no trace attached.

LVPECL OUTPUT

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

TERMINATION FOR 3.3V LVPECL OUTPUT

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are

designed to drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 3A and 3B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3A. LVPECL OUTPUT TERMINATION




FIGURE 3B. LVPECL OUTPUT TERMINATION



ICS8430252-45

FEMTOCLOCKSTM CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS8430252-45. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS8430252-45 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = $V_{CC_MAX} * I_{EE_MAX} = 3.465 V * 75 mA =$ **259.88 mW**
- Power (outputs)_{MAX} = 30mW/Loaded Output pair
 If all outputs are loaded, the total power is 2 * 30mW = 90mW

Total Power Max (3.465V, with all outputs switching) = 259.9mW + 60mW = 319.9mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS TM devices is 125 $^{\circ}$ C.

The equation for Tj is as follows: $Tj = \theta_{JA} * Pd_total + T_A$

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_{Δ} = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 81.8°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.320\text{W} * 81.8^{\circ}\text{C/W} = 96.2^{\circ}\text{C}$. This is well below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 7. Thermal Resistance θ_{ia} for 16-pin TSSOP, Forced Convection

θ_{JA} by Velocity (Linear Feet per Minute)

 0
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 137.1°C/W
 118.2°C/W
 106.8°C/W

 Multi-Layer PCB, JEDEC Standard Test Boards
 89.0°C/W
 81.8°C/W
 78.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.




ICS8430252-45

FEMTOCLOCKSTM CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in *Figure 4*.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{CC} - 2V.

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CC_MAX} - 0.9V$$

$$(V_{CCO_MAX} - V_{OH_MAX}) = 0.9V$$

• For logic low,
$$V_{OUT} = V_{OL\ MAX} = V_{CC\ MAX} - 1.7V$$

For logic low,
$$V_{OUT} = V_{OL_MAX} = V_{CC_MAX} - 1.7V$$

$$(V_{CCO_MAX} - V_{OL_MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high.
Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{OH_MAX} - (V_{CC_MAX} - 2V))/R_{_L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - (V_{CC_MAX} - V_{OH_MAX}))/R_{_L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_L = [(V_{OL_MAX} - (V_{CC_MAX} - 2V))/R_{L}] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - (V_{CC_MAX} - V_{OL_MAX}))/R_{L}] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW



ICS8430252-45

FEMTOCLOCKSTM CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

RELIABILITY INFORMATION

Table 8. $\theta_{\text{JA}} \text{vs. Air Flow Table for 16 Lead TSSOP}$

θ_{IA} by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards137.1°C/W118.2°C/W106.8°C/WMulti-Layer PCB, JEDEC Standard Test Boards89.0°C/W81.8°C/W78.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS8430252-45 is: 2070



ICS8430252-45

FEMTOCLOCKSTM CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

PACKAGE OUTLINE - G SUFFIX FOR 16 LEAD TSSOP




TABLE 9. PACKAGE DIMENSIONS

SYMBOL	Millin	neters	
STWIDOL	Minimum	Maximum	
N	1	6	
А		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	4.90	5.10	
Е	6.40 BASIC		
E1	4.30	4.50	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153



ICS8430252-45

FEMTOCLOCKSTM CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

TABLE 10. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS8430252CG-45	30252C45	16 Lead TSSOP	tube	0°C to 70°C
ICS8430252CG-45T	30252C45	16 Lead TSSOP	2500 tape & reel	0°C to 70°C
ICS8430252CG-45LF	TBD	16 Lead "Lead-Free" TSSOP	tube	0°C to 70°C
ICS8430252CG-45LFT	TBD	16 Lead "Lead-Free" TSSOP	2500 tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

The aforementioned trademarks, HiPerClockS and FemtoClocks are trademarks of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.