# 512Mb DDR SDRAM HY5DU12422B(L)F HY5DU12822B(L)F HY5DU121622B(L)F 

## Revision History

| Revision No. | History | Draft Date | Remark |
| :---: | :---: | :---: | :---: |
| 0.1 | Initial Draft | Aug. 2003 |  |

## DESCRI PTI ON

Preliminary

The HY5DU12422B(L)F, HY5DU12822B(L)F and HY5DU121622B(L)F are a 536,870,912-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density and high bandwidth.

This Hynix 512Mb DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible with SSTL 2.

## FEATURES

- $\mathrm{VDD}, \mathrm{VDDQ}=2.5 \mathrm{~V}+/-0.2 \mathrm{~V}$
- All inputs and outputs are compatible with SSTL_2 interface
- Fully differential clock inputs (CK, /CK) operation
- Double data rate interface
- Source synchronous - data transaction aligned to bidirectional data strobe (DQS)
- x16 device has two bytewide data strobes (UDQS, LDQS) per each x8 I/O
- Data outputs on DQS edges when read (edged DQ) Data inputs on DQS centers when write (centered DQ)
- On chip DLL align DQ and DQS transition with CK transition
- DM mask write data-in at the both rising and falling edges of the data strobe
- All addresses and control inputs except data, data strobes and data masks latched on the rising edges of the clock
- Programmable /CAS latency 2 / 2.5 supported
- Programmable burst length 2 / 4 / 8 with both sequential and interleave mode
- Internal four bank operations with single pulsed /RAS
- Auto refresh and self refresh supported
- tRAS lock out function supported
- 8192 refresh cycles / 64 ms
- 60 Ball FBGA Package Type
- Full and Half strength driver option controlled by EMRS


## ORDERI NG I NFORMATI ON

| Part No. | Configuration | Package |
| :---: | :---: | :---: |
| HY5DU12422B(L)F-X* | $128 \mathrm{M} \times 4$ | 60 ball |
| HY5DU12822B(L)F-X* | $64 \mathrm{M} \times 8$ |  |
| HY5DU121622B(L)F-X* | $32 \mathrm{Mx16}$ |  |

* X means speed grade


## OPERATI NG FREQUENCY

| Grade | CL2 | CL2.5 | Remark <br> (CL-tRCD-tRP) |
| :--- | :--- | :--- | :--- |
| -J | 133 MHz | 166 MHz | DDR333 (2.5-3-3) |
| -M | 133 MHz | 133 MHz | DDR266 (2-2-2) |
| -K | 133 MHz | 133 MHz | DDR266A (2-3-3) |
| -H | 100 MHz | 133 MHz | DDR266B (2.5-3-3) |
| -L | 100 MHz | 125 MHz | DDR200 (2-2-2) |

## PIN CONFI GURATI ON



ROW AND COLUMN ADDRESS TABLE

| ITEMS | 128Mx4 | $\mathbf{6 4 M x 8}$ | 32Mx16 |
| :---: | :---: | :---: | :---: |
| Organization | $32 \mathrm{M} \times 4 \times 4 \mathrm{banks}$ | $16 \mathrm{M} \times 8 \times 4 \mathrm{banks}$ | $8 \mathrm{M} \times 16 \times 4 \mathrm{banks}$ |
| Row Address | $\mathrm{A} 0-\mathrm{A} 12$ | $\mathrm{~A} 0-\mathrm{A} 12$ | $\mathrm{~A} 0-\mathrm{A} 12$ |
| Column Address | $\mathrm{A} 0-\mathrm{A} 9, \mathrm{~A} 11, \mathrm{~A} 12$ | $\mathrm{~A} 0-\mathrm{A} 9, \mathrm{~A} 11$ | $\mathrm{~A} 0-\mathrm{A} 9$ |
| Bank Address | $\mathrm{BA} 0, \mathrm{BA} 1$ | $\mathrm{BA} 0, \mathrm{BA} 1$ | $\mathrm{BA} 0, \mathrm{BA} 1$ |
| Auto Precharge Flag | A 10 | A 10 | A 10 |
| Refresh | 8 K | 8 K | 8 K |

## PIN DESCRI PTI ON

| PIN | TYPE | DESCRI PTI ON |
| :---: | :---: | :---: |
| CK, /CK | Input | Clock: CK and /CK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of /CK. Output (read) data is referenced to the crossings of CK and /CK (both directions of crossing). |
| CKE | Input | Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal clock signals, and device input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER DOWN (row ACTIVE in any bank). CKE is synchronous for POWER DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit, and for output disable. CKE must be maintained high throughout READ and WRITE accesses. Input buffers, excluding CK, /CK and CKE are disabled during POWER DOWN. Input buffers, excluding CKE are disabled during SELF REFRESH. CKE is an SSTL_2 input, but will detect an LVCMOS LOW level after Vdd is applied. |
| /CS | Input | Chip Select : Enables or disables all inputs except CK, /CK, CKE, DQS and DM. All commands are masked when CS is registered high. CS provides for external bank selection on systems with multiple banks. CS is considered part of the command code. |
| BA0, BA1 | Input | Bank Address Inputs: BAO and BA1 define to which bank an ACTIVE, Read, Write or PRECHARGE command is being applied. |
| $A 0 \sim A 12$ | Input | Address Inputs: Provide the row address for ACTIVE commands, and the column address and AUTO PRECHARGE bit for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 is sampled during a precharge command to determine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1. The address inputs also provide the op code during a MODE REGISTER SET command. BAO and BA1 define which mode register is loaded during the MODE REGISTER SET command (MRS or EMRS). |
| /RAS, /CAS, /WE | Input | Command Inputs: /RAS, /CAS and /WE (along with /CS) define the command being entered. |
| DM (LDM,UDM) | Input | Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading. For the x16, LDM corresponds to the data on DQ0-Q7; UDM corresponds to the data on DQ8-Q15. |
| $\begin{gathered} \text { DQS } \\ \text { (LDQS,UDQS) } \end{gathered}$ | 1/0 | Data Strobe: Output with read data, input with write data. Edge aligned with read data, centered in write data. Used to capture write data. For the x16, LDQS corresponds to the data on DQ0-Q7; UDQS corresponds to the data on DQ8-Q15. |
| DQ | 1/0 | Data input / output pin : Data bus |
| VDD/VSS | Supply | Power supply for internal circuits and input buffers. |
| VDDQ/VSSQ | Supply | Power supply for output buffers for noise immunity. |
| VREF | Supply | Reference voltage for inputs for SSTL interface. |
| NC | NC | No connection. | HY5DU12822B(L)F HY5DU121622B(L)F

## FUNCTI ONAL BLOCK DI AGRAM (128Mx4)

4Banks x 32Mbit x 4 I/O Double Data Rate Synchronous DRAM


## FUNCTI ONAL BLOCK DI AGRAM (64Mx8)

4Banks x 16Mbit x 8 I/O Double Data Rate Synchronous DRAM
 HY5DU12822B(L)F HY5DU121622B(L)F

## FUNCTI ONAL BLOCK DI AGRAM (32Mx16)

4Banks x 8Mbit x 16 I/O Double Data Rate Synchronous DRAM


## SI MPLI FI ED COMMAND TRUTH TABLE

| Command |  | CKEn-1 | CKEn | CS | RAS | CAS | WE | ADDR | $\begin{gathered} \mathbf{A 1 0 /} \\ \text { AP } \end{gathered}$ | BA | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Extended Mode Register Set |  | H | X | L | L | L | L | OP code |  |  | 1,2 |
| Mode Register Set |  | H | X | L | L | L | L | OP code |  |  | 1,2 |
| Device Deselect |  | H | X | H | X | X | X | X |  |  |  |
| No Operation |  |  |  | L | H | H | H |  |  |  |  |
| Bank Active |  | H | X | L | L | H | H | RA |  | V | 1 |
| Read |  | H | X | L | H | L | H | CA | L | V | 1 |
| Read with Autop | harge |  |  |  |  |  |  |  | H |  | 1,3 |
| Write |  | H | X | L | H | L | L | CA | L | V | 1 |
| Write with Autop | charge |  |  |  |  |  |  |  | H |  | 1,4 |
| Precharge All | nks | H | X | L | L | H | L | X | H | X | 1,5 |
| Precharge selec | Bank |  |  |  |  |  |  |  | L | V | 1 |
| Read Burst |  | H | X | L | H | H | L | X |  |  | 1 |
| Auto Refresh |  | H | H | L | L | L | H | X |  |  | 1 |
| Self Refresh | Entry | H | L | L | L | L | H | X |  |  | 1 |
|  | Exit | L | H | H | X | X | X |  |  |  | 1 |
|  |  |  |  | L | H | H | H |  |  |  |  |
| Precharge Power Down Mode | Entry | H | L | H | X | X | X | X |  |  | 1 |
|  |  |  |  | L | H | H | H |  |  |  | 1 |
|  | Exit | L | H | H | X | X | X |  |  |  | 1 |
|  |  |  |  | L | H | H | H |  |  |  | 1 |
| Active Power Down Mode | Entry | H | L | H | X | X | X | X |  |  | 1 |
|  |  |  |  | L | V | V | V |  |  |  | 1 |
|  | Exit | L | H | X |  |  |  |  |  |  | 1 |

( H=Logic High Level, L=Logic Low Level, X=Don't Care, V=Valid Data Input, OP Code=Operand Code, NOP=No Operation )

## Note :

1. LDM/UDM states are Don't Care. Refer to below Write Mask Truth Table.
2. OP Code(Operand Code) consists of $A 0 \sim A 12$ and BA0~BA1 used for Mode Register setting duing Extended MRS or MRS. Before entering Mode Register Set mode, all banks must be in a precharge state and MRS command can be issued after tRP period from Prechagre command.
3. If a Read with Autoprecharge command is detected by memory component in $\mathrm{CK}(\mathrm{n})$, then there will be no command presented to activated bank until CK(n+BL/2+tRP).
4. If a Write with Autoprecharge command is detected by memory component in $\mathrm{CK}(\mathrm{n})$, then there will be no command presented to activated bank until CK( $n+B L / 2+1+t D P L+t R P)$. Last Data-In to Prechage delay(tDPL) which is also called Write Recovery Time (tWR) is needed to guarantee that the last data has been completely written.
5. If A10/AP is High when Precharge command being issued, BA0/BA1 are ignored and all banks are selected to be precharged.

HY5DU12822B(L)F HY5DU121622B(L)F

## WRITE MASK TRUTH TABLE

| Function | CKEn-1 | CKEn | / CS, / RAS, <br> / CAS, / WE | DM | ADDR | $\begin{gathered} \text { A10/ } \\ \text { AP } \end{gathered}$ | BA | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data Write | H | X | X | L | X |  |  | 1 |
| Data-In Mask | H | X | X | H | X |  |  | 1 |

## Note:

1. Write Mask command masks burst write data with reference to LDQS/UDQS(Data Strobes) and it is not related with read data. In case of $x 16$ data I/O, LDM and UDM control lower byte(DQ0~7) and Upper byte(DQ8~15) respectively.

HY5DU12822B(L)F HY5DU121622B(L)F

## OPERATI ON COMMAND TRUTH TABLE-I

| Current State | / CS | / RAS | / CAS | / WE | Address | Command | Action |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDLE | H | X | X | X | X | DSEL | NOP or power down ${ }^{3}$ |
|  | L | H | H | H | X | NOP | NOP or power down ${ }^{3}$ |
|  | L | H | H | L | X | BST | ILLEGAL ${ }^{4}$ |
|  | L | H | L | H | BA, CA, AP | READ/READAP | ILLEGAL ${ }^{4}$ |
|  | L | H | L | L | BA, CA, AP | WRITE/WRITEAP | ILLEGAL ${ }^{4}$ |
|  | L | L | H | H | BA, RA | ACT | Row Activation |
|  | L | L | H | L | BA, AP | PRE/PALL | NOP |
|  | L | L | L | H | X | AREF/SREF | Auto Refresh or Self Refresh ${ }^{5}$ |
|  | L | L | L | L | OPCODE | MRS | Mode Register Set |
| ROW | H | X | X | X | X | DSEL | NOP |
|  | L | H | H | H | X | NOP | NOP |
|  | L | H | H | L | X | BST | ILLEGAL ${ }^{4}$ |
|  | L | H | L | H | BA, CA, AP | READ/READAP | Begin read : optional AP ${ }^{6}$ |
|  | L | H | L | L | BA, CA, AP | WRITE/WRITEAP | Begin write : optional AP ${ }^{6}$ |
| ACTIVE | L | L | H | H | BA, RA | ACT | ILLEGAL ${ }^{4}$ |
|  | L | L | H | L | BA, AP | PRE/PALL | Precharge ${ }^{7}$ |
|  | L | L | L | H | X | AREF/SREF | ILLEGAL ${ }^{11}$ |
|  | L | L | L | L | OPCODE | MRS | ILLEGAL ${ }^{11}$ |
| READ | H | X | X | X | X | DSEL | Continue burst to end |
|  | L | H | H | H | X | NOP | Continue burst to end |
|  | L | H | H | L | X | BST | Terminate burst |
|  | L | H | L | H | BA, CA, AP | READ/READAP | Term burst, new read:optional $\mathrm{AP}^{8}$ |
|  | L | H | L | L | BA, CA, AP | WRITE/WRITEAP | ILLEGAL |
|  | L | L | H | H | BA, RA | ACT | ILLEGAL ${ }^{4}$ |
|  | L | L | H | L | BA, AP | PRE/PALL | Term burst, precharge |
|  | L | L | L | H | X | AREF/SREF | ILLEGAL ${ }^{11}$ |
|  | L | L | L | L | OPCODE | MRS | ILLEGAL ${ }^{11}$ |
| WRITE | H | X | X | X | X | DSEL | Continue burst to end |
|  | L | H | H | H | X | NOP | Continue burst to end |
|  | L | H | H | L | X | BST | ILLEGAL ${ }^{4}$ |
|  | L | H | L | H | BA, CA, AP | READ/READAP | Term burst, new read:optional $\mathrm{AP}^{8}$ |
|  | L | H | L | L | BA, CA, AP | WRITE/WRITEAP | Term burst, new write:optional AP |

HY5DU12822B(L)F HY5DU121622B(L)F

## OPERATI ON COMMAND TRUTH TABLE-II

| Current State | / CS | / RAS | / CAS | / WE | Address | Command | Action |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE | L | L | H | H | BA, RA | ACT | ILLEGAL ${ }^{4}$ |
|  | L | L | H | L | BA, AP | PRE/PALL | Term burst, precharge |
|  | L | L | L | H | $X$ | AREF/SREF | ILLEGAL ${ }^{11}$ |
|  | L | L | L | L | OPCODE | MRS | ILLEGAL ${ }^{11}$ |
| READ <br> WITH AUTOPRECHARGE | H | X | X | X | $X$ | DSEL | Continue burst to end |
|  | L | H | H | H | $X$ | NOP | Continue burst to end |
|  | L | H | H | L | $X$ | BST | ILLEGAL |
|  | L | H | L | H | BA, CA, AP | READ/READAP | ILLEGAL ${ }^{10}$ |
|  | L | H | L | L | BA, CA, AP | WRITE/WRITEAP | ILLEGAL ${ }^{10}$ |
|  | L | L | H | H | BA, RA | ACT | ILLEGAL ${ }^{4,10}$ |
|  | L | L | H | L | BA, AP | PRE/PALL | ILLEGAL ${ }^{4,10}$ |
|  | L | L | L | H | X | AREF/SREF | ILLEGAL ${ }^{11}$ |
|  | L | L | L | L | OPCODE | MRS | ILLEGAL ${ }^{11}$ |
| WRITE AUTOPRECHARGE | H | X | X | X | X | DSEL | Continue burst to end |
|  | L | H | H | H | $X$ | NOP | Continue burst to end |
|  | L | H | H | L | X | BST | ILLEGAL |
|  | L | H | L | H | BA, CA, AP | READ/READAP | ILLEGAL ${ }^{10}$ |
|  | L | H | L | L | BA, CA, AP | WRITE/WRITEAP | ILLEGAL ${ }^{10}$ |
|  | L | L | H | H | BA, RA | ACT | ILLEGAL ${ }^{4,10}$ |
|  | L | L | H | L | BA, AP | PRE/PALL | ILLEGAL ${ }^{4,10}$ |
|  | L | L | L | H | X | AREF/SREF | ILLEGAL ${ }^{11}$ |
|  | L | L | L | L | OPCODE | MRS | ILLEGAL ${ }^{11}$ |
| PRECHARGE | H | X | X | X | X | DSEL | NOP-Enter IDLE after tRP |
|  | L | H | H | H | X | NOP | NOP-Enter IDLE after tRP |
|  | L | H | H | L | X | BST | ILLEGAL ${ }^{4}$ |
|  | L | H | L | H | BA, CA, AP | READ/READAP | ILLEGAL ${ }^{4,10}$ |
|  | L | H | L | L | BA, CA, AP | WRITE/WRITEAP | ILLEGAL ${ }^{4,10}$ |
|  | L | L | H | H | BA, RA | ACT | ILLEGAL ${ }^{4,10}$ |
|  | L | L | H | L | BA, AP | PRE/PALL | NOP-Enter IDLE after tRP |
|  | L | L | L | H | X | AREF/SREF | ILLEGAL ${ }^{11}$ |
|  | L | L | L | L | OPCODE | MRS | ILLEGAL ${ }^{11}$ |

HY5DU12822B(L)F HY5DU121622B(L)F

## OPERATI ON COMMAND TRUTH TABLE-III

| Current State | / CS | / RAS | / CAS | / WE | Address | Command | Action |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROW <br> ACTIVATING | H | X | X | X | X | DSEL | NOP - Enter ROW ACT after tRCD |
|  | L | H | H | H | X | NOP | NOP - Enter ROW ACT after tRCD |
|  | L | H | H | L | $X$ | BST | ILLEGAL ${ }^{4}$ |
|  | L | H | L | H | BA, CA, AP | READ/READAP | ILLEGAL ${ }^{4,10}$ |
|  | L | H | L | L | BA, CA, AP | WRITE/WRITEAP | ILLEGAL ${ }^{4,10}$ |
|  | L | L | H | H | BA, RA | ACT | ILLEGAL ${ }^{4,9,10}$ |
|  | L | L | H | L | BA, AP | PRE/PALL | ILLEGAL ${ }^{4,10}$ |
|  | L | L | L | H | X | AREF/SREF | ILLEGAL ${ }^{11}$ |
|  | L | L | L | L | OPCODE | MRS | ILLEGAL ${ }^{11}$ |
| WRITE <br> RECOVERING | H | X | X | X | X | DSEL | NOP - Enter ROW ACT after tWR |
|  | L | H | H | H | X | NOP | NOP - Enter ROW ACT after tWR |
|  | L | H | H | L | $X$ | BST | ILLEGAL ${ }^{4}$ |
|  | L | H | L | H | BA, CA, AP | READ/READAP | ILLEGAL |
|  | L | H | L | L | BA, CA, AP | WRITE/WRITEAP | ILLEGAL |
|  | L | L | H | H | BA, RA | ACT | ILLEGAL ${ }^{4,10}$ |
|  | L | L | H | L | BA, AP | PRE/PALL | ILLEGAL ${ }^{4,11}$ |
|  | L | L | L | H | X | AREF/SREF | ILLEGAL ${ }^{11}$ |
|  | L | L | L | L | OPCODE | MRS | ILLEGAL ${ }^{11}$ |
| WRITE RECOVERING WITH AUTOPRECHARGE | H | X | X | X | X | DSEL | NOP - Enter precharge after tDPL |
|  | L | H | H | H | X | NOP | NOP - Enter precharge after tDPL |
|  | L | H | H | L | X | BST | ILLEGAL ${ }^{4}$ |
|  | L | H | L | H | BA, CA, AP | READ/READAP | ILLEGAL ${ }^{4,8,10}$ |
|  | L | H | L | L | BA, CA, AP | WRITE/WRITEAP | ILLEGAL ${ }^{4,10}$ |
|  | L | L | H | H | BA, RA | ACT | ILLEGAL ${ }^{4,10}$ |
|  | L | L | H | L | BA, AP | PRE/PALL | ILLEGAL ${ }^{4,11}$ |
|  | L | L | L | H | X | AREF/SREF | ILLEGAL ${ }^{11}$ |
|  | L | L | L | L | OPCODE | MRS | ILLEGAL ${ }^{11}$ |
| REFRESHING | H | X | X | X | X | DSEL | NOP - Enter IDLE after tRC |
|  | L | H | H | H | X | NOP | NOP - Enter IDLE after tRC |
|  | L | H | H | L | X | BST | ILLEGAL ${ }^{11}$ |
|  | L | H | L | H | BA, CA, AP | READ/READAP | ILLEGAL ${ }^{11}$ |

HY5DU12822B(L)F HY5DU121622B(L)F

## OPERATI ON COMMAND TRUTH TABLE-IV

| Current State | / CS | / RAS | / CAS | / WE | Address | Command | Action |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE | L | H | L | L | BA, CA, AP | WRITE/WRITEAP | ILLEGAL ${ }^{11}$ |
|  | L | L | H | H | BA, RA | ACT | ILLEGAL ${ }^{11}$ |
|  | L | L | H | L | BA, AP | PRE/PALL | ILLEGAL ${ }^{11}$ |
|  | L | L | L | H | X | AREF/SREF | ILLEGAL ${ }^{11}$ |
|  | L | L | L | L | OPCODE | MRS | ILLEGAL ${ }^{11}$ |
| $\begin{gathered} \text { MODE } \\ \text { REGISTER } \\ \text { ACCESSING } \end{gathered}$ | H | X | X | X | X | DSEL | NOP - Enter IDLE after tMRD |
|  | L | H | H | H | X | NOP | NOP - Enter IDLE after tMRD |
|  | L | H | H | L | X | BST | ILLEGAL ${ }^{11}$ |
|  | L | H | L | H | BA, CA, AP | READ/READAP | ILLEGAL ${ }^{11}$ |
|  | L | H | L | L | BA, CA, AP | WRITE/WRITEAP | ILLEGAL ${ }^{11}$ |
|  | L | L | H | H | BA, RA | ACT | ILLEGAL ${ }^{11}$ |
|  | L | L | H | L | BA, AP | PRE/PALL | ILLEGAL ${ }^{11}$ |
|  | L | L | L | H | X | AREF/SREF | ILLEGAL ${ }^{11}$ |
|  | L | L | L | L | OPCODE | MRS | ILLEGAL ${ }^{11}$ |

## Note :

1. H - Logic High Level, L-Logic Low Level, X - Don't Care, V - Valid Data Input,

BA - Bank Address, AP - AutoPrecharge Address, CA - Column Address, RA - Row Address, NOP - NO Operation.
2. All entries assume that CKE was active(high level) during the preceding clock cycle.
3. If both banks are idle and CKE is inactive(low level), then in power down mode.
4. Illegal to bank in specified state. Function may be legal in the bank indicated by Bank Address(BA) depending on the state of that bank.
5. If both banks are idle and CKE is inactive(low level), then self refresh mode.
6. Illegal if tRCD is not met.
7. Illegal if tRAS is not met.
8. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
9. Illegal if tRRD is not met.
10. Illegal for single bank, but legal for other banks in multi-bank devices.
11. Illegal for all banks.

HY5DU12822B(L)F HY5DU121622B(L)F

CKE FUNCTI ON TRUTH TABLE

| Current State | $\begin{gathered} \text { CKEn- } \\ 1 \end{gathered}$ | CKEn | / CS | / RAS | / CAS | / WE | / ADD | Action |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SELF REFRESH ${ }^{1}$ | H | X | X | X | X | X | X | INVALID |
|  | L | H | H | X | X | X | X | Exit self refresh, enter idle after tSREX |
|  | L | H | L | H | H | H | X | Exit self refresh, enter idle after tSREX |
|  | L | H | L | H | H | L | X | ILLEGAL |
|  | L | H | L | H | L | X | X | ILLEGAL |
|  | L | H | L | L | X | X | X | ILLEGAL |
|  | L | L | X | X | $X$ | $X$ | $X$ | NOP, continue self refresh |
| POWER DOWN ${ }^{2}$ | H | X | X | $x$ | X | X | X | INVALID |
|  | L | H | H | X | X | X | X | Exit power down, enter idle |
|  | L | H | L | H | H | H | X | Exit power down, enter idle |
|  | L | H | L | H | H | L | X | ILLEGAL |
|  | L | H | L | H | L | X | X | ILLEGAL |
|  | L | H | L | L | X | X | X | I LLEGAL |
|  | L | L | $X$ | $X$ | $x$ | X | X | NOP, continue power down mode |
| ALL BANKS $I_{D L E}{ }^{4}$ | H | H | X | X | X | X | X | See operation command truth table |
|  | H | L | L | L | L | H | X | Enter self refresh |
|  | H | L | H | X | X | X | X | Exit power down |
|  | H | L | L | H | H | H | X | Exit power down |
|  | H | L | L | H | H | L | X | ILLEGAL |
|  | H | L | L | H | L | X | X | ILLEGAL |
|  | H | L | L | L | H | X | X | ILLEGAL |
|  | H | L | L | L | L | L | X | ILLEGAL |
|  | L | L | X | X | X | X | X | NOP |
| ANY STATE OTHER THAN ABOVE | H | H | X | X | X | X | X | See operation command truth table |
|  | H | L | X | X | X | X | X | ILLEGAL ${ }^{5}$ |
|  | L | H | X | X | X | X | X | INVALID |
|  | L | L | X | X | X | X | X | INVALID |

## Note:

When CKE=L, all DQ and DQS must be in Hi-Z state.

1. CKE and /CS must be kept high for a minimum of 200 stable input clocks before issuing any command.
2. All command can be stored after 2 clocks from low to high transition of CKE.
3. Illegal if CK is suspended or stopped during the power down mode.
4. Self refresh can be entered only from the all banks idle state.
5. Disabling CK may cause malfunction of any bank which is in active state.

HY5DU12422B(L)F HY5DU12822B(L)F HY5DU121622B(L)F

## SI MPLI FIED STATE DI AGRAM



## POWER-UP SEQUENCE AND DEVICE INITI ALIZATI ON

DDR SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Power must first be applied to VDD, then to VDDQ, and finally to VREF (and to the system VTT). VTT must be applied after VDDQ to avoid device latch-up, which may cause permanent damage to the device. VREF can be applied anytime after VDDQ, but is expected to be nominally coincident with VTT. Except for CKE, inputs are not recognized as valid until after VREF is applied. CKE is an SSTL_ 2 input, but will detect an LVCMOS LOW level after VDD is applied. Maintaining an LVCMOS LOW level on CKE during power-up is required to guarantee that the DQ and DQS outputs will be in the High-Z state, where they will remain until driven in normal operation (by a read access). After all power supply and reference voltages are stable, and the clock is stable, the DDR SDRAM requires a 200us delay prior to applying an executable command.
Once the 200us delay has been satisfied, a DESELECT or NOP command should be applied, and CKE should be brought HIGH. Following the NOP command, a PRECHARGE ALL command should be applied. Next a EXTENDED MODE REGISTER SET command should be issued for the Extended Mode Register, to enable the DLL, then a MODE REGISTER SET command should be issued for the Mode Register, to reset the DLL, and to program the operating parameters. 200 clock cycles are required between the DLL reset and any command. During the 200 cycles of CK, for DLL locking, executable commands are disallowed (a DESELECT or NOP command must be applied). After the 200 clock cycles, a PRECHARGE ALL command should be applied, placing the device in the all banks idle state.

Once in the idle state, two AUTO REFRESH cycles must be performed. Additionally, a MODE REGISTER SET command for the Mode Register, with the reset DLL bit deactivated (i.e. to program operating parameters without resetting the DLL) must be performed. Following these cycles, the DDR SDRAM is ready for normal operation.

1. Apply power - VDD, VDDQ, VTT, VREF in the following power up sequencing and attempt to maintain CKE at LVCMOS low state. (All the other input pins may be undefined.)

- VDD and VDDQ are driven from a single power converter output.
- VTT is limited to 1.44 V (reflecting VDDQ $(\max ) / 2+50 \mathrm{mV}$ VREF variation +40 mV VTT variation.
- VREF tracks VDDQ/2.
- A minimum resistance of 42 Ohms ( 22 ohm series resistor +22 ohm parallel resistor $-5 \%$ tolerance) limits the input current from the VTT supply into any pin.
- If the above criteria cannot be met by the system design, then the following sequencing and voltage relationship must be adhered to during power up.

| Voltage description | Sequencing | Voltage relationship to avoid latch-up |
| :---: | :---: | :---: |
| VDDQ | After or with VDD | $<$ VDD +0.3 V |
| VTT | After or with VDDQ | $<$ VDDQ +0.3 V |
| VREF | After or with VDDQ | $<$ VDDQ +0.3 V |

2. Start clock and maintain stable clock for a minimum of 200 usec.
3. After stable power and clock, apply NOP condition and take CKE high.
4. Issue Extended Mode Register Set (EMRS) to enable DLL.
5. Issue Mode Register Set (MRS) to reset DLL and set device to idle state with bit A8=high. (An additional 200 cycles of clock are required for locking DLL)
6. Issue Precharge commands for all banks of the device.
7. Issue 2 or more Auto Refresh commands.
8. Issue a Mode Register Set command to initialize the mode register with bit A8 = Low

## Power-Up Sequence



HY5DU12422B(L)F

## Иуиіх

HY5DU12822B(L)F
HY5DU121622B(L)F

## MODE REGI STER SET (MRS)

The mode register is used to store the various operating modes such as /CAS latency, addressing mode, burst length, burst type, test mode, DLL reset. The mode register is programed via MRS command. This command is issued by the low signals of /RAS, /CAS, /CS, /WE and BAO. This command can be issued only when all banks are in idle state and CKE must be high at least one cycle before the Mode Register Set Command can be issued. Two cycles are required to write the data in mode register. During the MRS cycle, any command cannot be issued. Once mode register field is determined, the information will be held until resetted by another MRS command.

| BA1 | BA0 | A12 | A11 | A10 | A9 | A8 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | RFU |  |  |  | DR | TM | CAS Latency |  | BT | Burst Length |  |  |  |



| A6 | A5 | A4 | CAS Latency |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Reserved |
| 0 | 0 | 1 | Reserved |
| 0 | 1 | 0 | 2 |
| 0 | 1 | 1 | 3 |
| 1 | 0 | 0 | Reserved |
| 1 | 0 | 1 | Reserved |
| 1 | 1 | 0 | 2.5 |
| 1 | 1 | 1 | Reserved |


| A2 | A1 | A0 | Burst Length |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Sequential | Interleave |
| 0 | 0 | 0 | Reserved | Reserved |
| 0 | 0 | 1 | 2 | 2 |
| 0 | 1 | 0 | 4 | 4 |
| 0 | 1 | 1 | 8 | 8 |
| 1 | 0 | 0 | Reserved | Reserved |
| 1 | 0 | 1 | Reserved | Reserved |
| 1 | 1 | 0 | Reserved | Reserved |
| 1 | 1 | 1 | Reserved | Reserved |


| A3 | Burst Type |
| :---: | :--- |
| 0 | Sequential |
| 1 | Interleave |

## BURST DEFI NITION

| Burst Length | Starting Address (A2,A1,A0) | Sequential | Interleave |
| :---: | :---: | :---: | :---: |
| 2 | XX0 | 0, 1 | 0, 1 |
|  | XX1 | 1, 0 | 1, 0 |
| 4 | X00 | 0, 1, 2, 3 | $0,1,2,3$ |
|  | X01 | 1, 2, 3, 0 | 1, 0, 3, 2 |
|  | X10 | 2, 3, 0, 1 | 2, 3, 0, 1 |
|  | X11 | 3, 0, 1, 2 | 3, 2, 1, 0 |
| 8 | 000 | $0,1,2,3,4,5,6,7$ | $0,1,2,3,4,5,6,7$ |
|  | 001 | 1, 2, 3, 4, 5, 6, 7, 0 | 1, 0, 3, 2, 5, 4, 7, 6 |
|  | 010 | $2,3,4,5,6,7,0,1$ | $2,3,0,1,6,7,4,5$ |
|  | 011 | $3,4,5,6,7,0,1,2$ | $3,2,1,0,7,6,5,4$ |
|  | 100 | $4,5,6,7,0,1,2,3$ | $4,5,6,7,0,1,2,3$ |
|  | 101 | $5,6,7,0,1,2,3,4$ | $5,4,7,6,1,0,3,2$ |
|  | 110 | $6,7,0,1,2,3,4,5$ | $6,7,4,5,2,3,0,1$ |
|  | 111 | $7,0,1,2,3,4,5,6$ | $7,6,5,4,3,2,1,0$ |

## BURST LENGTH \& TYPE

Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable. The burst length determines the maximum number of column locations that can be accessed for a given Read or Write command. Burst lengths of 2,4 or 8 locations are available for both the sequential and the interleaved burst types. Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a Read or Write command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst wraps within the block if a boundary is reached. The block is uniquely selected by A1-Ai when the burst length is set to two, by A2 -Ai when the burst length is set to four and by A3-Ai when the burst length is set to eight (where Ai is the most significant column address bit for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both Read and Write bursts.

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit A3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Burst Definitionon Table

HY5DU12422B(L)F HY5DU12822B(L)F HY5DU121622B(L)F

## CAS LATENCY

The Read latency or CAS latency is the delay in clock cycles between the registration of a Read command and the availability of the first burst of output data. The latency can be programmed 2 or 2.5 clocks.

If a Read command is registered at clock edge n , and the latency is m clocks, the data is available nominally coincident with clock edge $n+m$.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

## DLL RESET

The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation. The DLL is automatically disabled when entering self refresh operation and is automatically re-enabled upon exit of self refresh operation. Any time the DLL is enabled, 200 clock cycles must occur to allow time for the internal clock to lock to the externally applied clock before an any command can be issued.

## OUTPUT DRI VER IMPEDANCE CONTROL

The normal drive strength for all outputs is specified to be SSTL_2, Class II. Hynix also supports a half strength driver option, intended for lighter load and/or point-to-point environments. Selection of the half strength driver option will reduce the output drive strength by $50 \%$ of that of the full strength driver. I-V curves for both the full strength driver and the half strength driver are included in this document.

HY5DU12422B(L)F
HY5DU12822B(L)F
HY5DU121622B(L)F

## EXTENDED MODE REGI STER SET (EMRS)

The Extended Mode Register controls functions beyond those controlled by the Mode Register; these additional functions include DLL enable/disable, output driver strength selection(optional). These functions are controlled via the bits shown below. The Extended Mode Register is programmed via the Mode Register Set command ( $\mathrm{BA} 0=1$ and $\mathrm{BA} 1=0$ ) and will retain the stored information until it is programmed again or the device loses power.

The Extended Mode Register must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements will result in unspecified operation.

| BA1 | BAO | A12 | A11 | A10 | A9 | A8 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | RFU* |  |  |  |  |  |  |  |  |  | 0** | DS | DLL |



* All bits in RFU address fields must be programmed to Zero, all other states are reserved for future usage
** This part do not support / QFC function, A2 must be programmed to Zero.

HY5DU12822B(L)F
HY5DU121622B(L)F

## ABSOLUTE MAXI MUM RATI NGS

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Ambient Temperature | TA | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | TSTG | $-55 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |
| Voltage on Any Pin relative to VSS | VIN, VouT | $-0.5 \sim 3.6$ | V |
| Voltage on VDD relative to VSS | VDD | $-0.5 \sim 3.6$ | V |
| Voltage on VDDQ relative to VsS | VDDQ | $-0.5 \sim 3.6$ | V |
| Output Short Circuit Current | IOS | 50 | W |
| Power Dissipation | PD | 1 | ${ }^{\circ}$ |
| Soldering Temperature P Time | TSOLDER | 260 P 10 |  |

Note: Operation at above absolute maximum rating can adversely affect device reliability
DC OPERATI NG CONDI TI ONS (TA $=0$ to $70^{\circ} \mathrm{C}$, Voltage referenced to Vss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Min | Typ. | Max | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage | VDD | 2.3 | 2.5 | 2.7 | V |  |
| Power Supply Voltage | VDDQ | 2.3 | 2.5 | 2.7 | V | 1 |
| Input High Voltage | VIH | VREF +0.15 | - | VDDQ +0.3 | V |  |
| Input Low VoItage | VIL | -0.3 | - | VREF -0.15 | V | 2 |
| Termination Voltage | VTT | VREF -0.04 | VREF | VREF +0.04 | V |  |
| Reference Voltage | VREF | $0.49 *$ VDDQ | $0.5^{*}$ VDDQ | $0.51^{*}$ VDDQ | V | 3 |

## Note:

1. VDDQ must not exceed the level of VDD.
2. VIL ( min ) is acceptable -1.5 V AC pulse width with $\leq 5 \mathrm{~ns}$ of duration.
3. VREF is expected to be equal to $0.5^{*}$ VDDQ of the transmitting device, and to track variations in the dc level of the same. Peak to peak noise on VREF may not exceed $+/-2 \%$ of the DC value.

DC CHARACTERISTICS I
(TA $=0$ to $70^{\circ} \mathrm{C}$, Voltage referenced to VSS $=0 \mathrm{~V}$ )

| Parameter | Symbol | Min. | Max | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input Leakage Current | ILI | -2 | 2 | uA | 1 |
| Output Leakage Current | ILO | -5 | 5 | uA | 2 |
| Output High Voltage | VOH | $\mathrm{VTT}+0.76$ | - | V | $\mathrm{IOH}=-15.2 \mathrm{~mA}$ |
| Output Low Voltage | VOL | - | $\mathrm{V} T \mathrm{~T}-0.76$ | V | $\mathrm{IOL}=+15.2 \mathrm{~mA}$ |

Note: 1. $\mathrm{VIN}=0$ to 2.7 V , All other pins are not tested under $\mathrm{VIN}=0 \mathrm{~V} .2$. DOUT is disabled, $\mathrm{VOUT}=0$ to 2.7 V

DC CHARACTERISTI CS II
( $\mathrm{TA}=0$ to $70^{\circ} \mathrm{C}$, Voltage referenced to $\mathrm{VSS}=0 \mathrm{~V}$ )

## 128Mx4



HY5DU12822B(L)F
HY5DU121622B(L)F
DC CHARACTERISTI CS II
(TA $=0$ to $70^{\circ} \mathrm{C}$, Voltage referenced to VSS $=0 \mathrm{~V}$ )

## 64Mx8

| Parameter | Symbol | Test Condition |  | Speed |  |  |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | -J | -M | -K | -H | -L |  |  |
| Operating Current | IDD0 | One bank; Active - Precharge ; t $\mathrm{tCK}=\mathrm{tCK}(\mathrm{min})$; $\mathrm{DQ}, \mathrm{DM}$ and DQS twice per clock cycle; address and changing once per clock cycle | C(min); changing rol inputs | 140 | 130 | 120 | 120 | 100 | mA |  |
| Operating Current | IDD1 | One bank; Active - Read - Prech Burst Length $=2$; $\operatorname{tRC}=\mathrm{tRC}(\mathrm{min})$; address and control inputs chan cycle | CK(min); <br> ce per clock | 180 | 160 | 150 | 150 | 140 | mA |  |
| Precharge Power Down Standby Current | IDD2P | All banks idle; Power down mod $\mathrm{tCK}=\mathrm{tCK}$ ( min ) | Low, | 10 |  |  |  |  | mA |  |
| Idle Standby Current | IDD2N | Vin $>=\operatorname{Vih}(\min )$ or Vin=<Vil(max DM | DQS and | 35 |  |  |  |  | mA |  |
| Idle Standby Current | IDD2F | /CS=High, All banks idle; tCK=tC CKE=High; address and control in per clock cycle. <br> VIN=VREF for DQ, DQS and DM | hanging once | 35 |  |  |  |  | mA |  |
| Idle Quiet Standby Current | IDD2Q | /CS>=Vih(min); All banks idle; C Addresses and other control inpu for DQ, DQS and DM | Vih(min); <br> le, Vin=Vref | 25 |  |  |  |  | mA |  |
| Active Power Down <br> Standby Current | IDD3P | One bank active; Power down m $\mathrm{tCK}=\mathrm{tCK}(\mathrm{min})$ | E=Low, | 12 |  |  |  |  | mA |  |
| Active Standby Current | IDD3N | /CS=HIGH; CKE=HIGH; One ban tRC=tRAS (max); tCK=tCK (min); DQ, DM and DQS inputs changing cycle; Address and other control once per clock cycle | ve-Precharge; <br> per clock changing | 45 | 40 |  |  |  | mA |  |
| Operating Current | IDD4R | Burst=2; Reads; Continuous bur Address and control inputs chang cycle; $\mathrm{tCK}=\mathrm{tCK}(\mathrm{min})$; IOUT $=0 \mathrm{~mA}$ | bank active; ce per clock | 250 | 210 | 210 | 210 | 180 | mA |  |
| Operating Current | IDD4W | Burst=2; Writes; Continuous burs Address and control inputs chang cycle; tCK=tCK(min); DQ, DM an changing twice per clock cycle | bank active; ce per clock inputs | 250 | 210 | 210 | 210 | 180 |  |  |
| Auto Refresh Current | IDD5 | tRC=tRFC(min) $-8^{*}$ tCK for DDR2 10*tCK for DDR266A \& DDR266B distributed refresh | 100Mhz, 3Mhz; | 280 | 260 | 260 | 260 | 240 |  |  |
| Self Refresh Current | IDD6 | CKE $=<0.2 \mathrm{~V}$; External clock on; | Normal | 5 |  |  |  |  | mA |  |
|  | IDD6 | $\mathrm{tCK}=\mathrm{tCK}(\min )$ | Low Power | 2.5 |  |  |  |  | mA |  |
| Operating Current <br> - Four Bank <br> Operation | IDD7 | Four bank interleaving with $B L=4$, Refer to the following page for detailed test condition |  | 460 | 380 | 380 | 380 | 300 | mA |  |
| Random Read Current | IDD7A | 4banks active read with activate Precharge) read every 20ns, BL= mA, 100\% DQ, DM and DQS inputs per clock cycle; 100\% addresses clock cycle | 20ns, AP(Auto $D=3$, IOUT $=0$ nging twice ing once per | 460 | 380 | 380 | 380 | 300 | mA |  |

DC CHARACTERISTI CS II
(TA $=0$ to $70^{\circ} \mathrm{C}$, Voltage referenced to VSS $=0 \mathrm{~V}$ )

## 32Mx16

| Parameter | Symbol | Test Condition |  | Speed |  |  |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | -J | -M | -K | -H | -L |  |  |
| Operating Current | IDD0 | One bank; Active - Precharge ; tCK=tCK(min) ; DQ,DM and DQS twice per clock cycle; address and changing once per clock cycle | (min); changing ol inputs | 140 | 130 | 120 | 120 | 100 | mA |  |
| Operating Current | IDD1 | One bank; Active - Read - Prech Burst Length=2; tRC=tRC(min); address and control inputs chan cycle | $K(\min ) ;$ <br> ce per clock | 180 | 160 | 150 | 150 | 140 | mA |  |
| Precharge Power Down Standby Current | IDD2P | All banks idle; Power down mod tCK $=$ tCK ( min ) | ow, | 10 |  |  |  |  | mA |  |
| Idle Standby Current | IDD2N | Vin $>=$ Vih(min) or Vin $=<\operatorname{Vil}(\max )$ DM | DQS and | 35 |  |  |  |  | mA |  |
| Idle Standby Current | IDD2F | /CS=High, All banks idle; tCK=tC CKE=High; address and control in per clock cycle. <br> VIN=VREF for DQ, DQS and DM | anging once | 35 |  |  |  |  | mA |  |
| Idle Quiet Standby Current | IDD2Q | /CS>=Vih(min); All banks idle; Addresses and other control inp for DQ, DQS and DM | in(min); <br> e, Vin=Vref | 25 |  |  |  |  | mA |  |
| Active Power <br> Down <br> Standby Current | IDD3P | One bank active; Power down moc tCK=tCK (min) | =Low, | 12 |  |  |  |  | mA |  |
| Active Standby Current | IDD3N | /CS=HIGH; CKE=HIGH; One ban tRC=tRAS(max); tCK=tCK(min); DQ, DM and DQS inputs changing cycle; Address and other control once per clock cycle | e-Precharge; <br> per clock changing | 45 | 40 |  |  |  | mA |  |
| Operating Current | IDD4R | Burst=2; Reads; Continuous burs Address and control inputs chang cycle; tCK=tCK (min); IOUT=0mA | bank active; ce per clock | 250 | 210 | 210 | 210 | 180 | mA |  |
| Operating Current | IDD4W | Burst=2; Writes; Continuous burs Address and control inputs chang cycle; tCK=tCK (min); DQ, DM an changing twice per clock cycle | bank active; ce per clock inputs | 280 | 250 | 250 | 250 | 200 |  |  |
| Auto Refresh Current | IDD5 | tRC=tRFC(min) - 8*tCK for DDR2 10*tCK for DDR266A \& DDR266B distributed refresh | 00Mhz, Mhz; | 280 | 260 | 260 | 260 | 240 |  |  |
| Self Refresh Current | IDD6 | CKE $=<0.2 \mathrm{~V}$; External clock on; | Normal | 5 |  |  |  |  | mA |  |
|  | 1 D66 | $\mathrm{tCK}=\mathrm{tCK}(\min )$ | Low Power | 2.5 |  |  |  |  | mA |  |
| Operating Current - Four Bank Operation | IDD7 | Four bank interleaving with $B L=4$, Refer to the following page for detailed test condition |  | 460 | 380 | 380 | 380 | 300 | mA |  |
| Random Read Current | IDD7A | 4banks active read with activate Precharge) read every 20ns, BL= $\mathrm{mA}, 100 \% \mathrm{DQ}, \mathrm{DM}$ and DQS inputs per clock cycle; 100\% addresses clock cycle | $\begin{aligned} & \text { Ons, AP(Auto } \\ & \text { =3, IOUT=0 } \end{aligned}$ <br> nging twice ing once per | 460 | 380 | 380 | 380 | 300 | mA |  |

## DETAI LED TEST CONDI TI ONS FOR DDR SDRAM IDD1 \& IDD7

## IDD1: Operating current: One bank operation

1. Typical Case: VDD $=2.5 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}$
2. Worst Case: VDD $=2.7 \mathrm{~V}, \mathrm{~T}=0^{\circ} \mathrm{C}$
3. Only one bank is accessed with tRC(min), Burst Mode, Address and Control inputs on NOP edge are changing once per clock cycle. lout $=0 \mathrm{~mA}$
4. Timing patterns

- DDR266B(133Mhz, CL=2.5) : tCK $=7.5 \mathrm{~ns}, \mathrm{CL}=2.5, \mathrm{BL}=4, \mathrm{tRCD}=3 * \mathrm{tCK}, \mathrm{tRC}=9 * \mathrm{tCK}, \mathrm{tRAS}=5 * \mathrm{tCK}$

Read : AO N N RO N PO N N N AO N - repeat the same timing with random address changing $50 \%$ of data changing at every burst

- DDR266A (133Mhz, CL=2) : tCK $=7.5 \mathrm{~ns}, \mathrm{CL}=2, \mathrm{BL}=4, \mathrm{tRCD}=3 * \mathrm{tCK}, \mathrm{tRC}=9 * \mathrm{tCK}, \mathrm{tRAS}=5^{*} \mathrm{tCK}$

Read: AO N N RO N PO N N N AO N - repeat the same timing with random address changing $50 \%$ of data changing at every burst

- DDR333(166Mhz, CL=2.5) : tCK $=6 \mathrm{~ns}, \mathrm{CL}=2, \mathrm{BL}=4, \mathrm{tRCD}=3 * \mathrm{tCK}, \mathrm{tRC}=10 * \mathrm{tCK}, \mathrm{tRAS}=7 * \mathrm{tCK}$ Read : AO N N RO N N N PO N N AO N - repeat the same timing with random address changing $50 \%$ of data changing at every burst

Legend : $A=$ Activate, $R=$ Read, $W=$ Write, $P=$ Precharge, $N=N O P$

## IDD7 : Operating current: Four bank operation

1. Typical Case : VDD $=2.5 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}$
2. Worst Case: VDD $=2.7 \mathrm{~V}, \mathrm{~T}=0^{\circ} \mathrm{C}$
3. Four banks are being interleaved with $\operatorname{tRC}(\min )$, Burst Mode, Address and Control inputs on NOP edge are not changing. lout $=0 \mathrm{~mA}$
4. Timing patterns

- DDR266B(133Mhz, CL=2.5) : tCK = 7.5ns, CL=2.5, BL=4, tRRD $=2 * \mathrm{tCK}, \mathrm{tRCD}=3 * \mathrm{tCK}$ Read with autoprecharge Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing $50 \%$ of data changing at every burst
- DDR266A (133Mhz, CL=2) : tCK = 7.5ns, CL2 =2, BL=4, tRRD $=2 * t C K$, tRCD $=3 *$ tCK

Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing $50 \%$ of data changing at every burst

- DDR333(166Mhz, CL=2.5) : tCK = 6ns, CL=2.5, BL=4, tRRD $=2 * t C K, t R C D=3 * t C K$, Read with autoprecharge Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing $50 \%$ of data changing at every burst
Legend : A=Activate, $\mathrm{R}=$ Read, $\mathrm{W}=\mathrm{Write}, \mathrm{P}=$ Precharge, $\mathrm{N}=\mathrm{NOP}$

HY5DU12422B(L)F

AC OPERATI NG CONDI TI ONS (TA $=0$ to $70^{\circ} \mathrm{C}$, Voltage referenced to $\mathrm{V} s \mathrm{~s}=0 \mathrm{~V}$ )

| Parameter | Symbol | Min | Max | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input High (Logic 1) Voltage, DQ, DQS and DM signals | $\mathrm{VIH}(\mathrm{AC})$ | VREF +0.31 |  | V |  |
| Input Low (Logic 0) Voltage, DQ, DQS and DM signals | $\mathrm{VIL}(\mathrm{AC})$ |  | VREF -0.31 | V |  |
| Input Differential Voltage, CK and /CK inputs | $\mathrm{VID}(\mathrm{AC})$ | 0.7 | $\mathrm{VDDQ}+0.6$ | V | 1 |
| Input Crossing Point Voltage, CK and /CK inputs | $\mathrm{VIX}(\mathrm{AC})$ | $0.5^{*} \mathrm{VDDQ}-0.2$ | $0.5^{*} \mathrm{VDDQ}+0.2$ | V | 2 |

## Note :

1. VID is the magnitude of the difference between the input level on CK and the input on /CK.
2. The value of VIX is expected to equal $0.5^{*} \mathrm{~V}$ DDQ of the transmitting device and must track variations in the DC level of the same.

AC OPERATI NG TEST CONDI TI ONS (TA $=0$ to $70^{\circ} \mathrm{C}$, Voltage referenced to VSS $=0 \mathrm{~V}$ )

| Parameter | Value | Unit |
| :--- | :---: | :---: |
| Reference Voltage | VDDQ $\times 0.5$ | V |
| Termination Voltage | VDDQ $\times 0.5$ | V |
| AC Input High Level Voltage (VIH, min) | VREF +0.31 | V |
| AC Input Low Level Voltage (VIL, max) | VREF -0.31 | VREF |
| Input Timing Measurement Reference Level Voltage | VTT | V |
| Output Timing Measurement Reference Level Voltage | 1.5 | V |
| Input Signal maximum peak swing | 1 | V |
| Input minimum Signal Slew Rate | 50 | $\mathrm{~V} / \mathrm{ns}$ |
| Termination Resistor (RT) | 25 | W |
| Series Resistor (RS) | 30 | pF |
| Output Load Capacitance for Access Time Measurement (CL) |  |  |

HY5DU12422B(L)F HY5DU12822B(L)F HY5DU121622B(L)F

AC CHARACTERI STI CS I (AC operating conditions unless otherwise noted)

| Parameter |  | Symbol | DDR333 |  | DDR266 |  | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| Row Cycle Time |  |  | tRC | 60 | - | 60 | - | ns |  |
| Auto Refresh Row Cycle Time |  | tRFC | 72 | - | 75 | - | ns |  |
| Row Active Time |  | tRAS | 42 | 70K | 45 | 120K | ns |  |
| Active to Read with Auto Precharge Delay |  | tRAP | tRCD or tRPmin | - | tRCD or tRPmin | - | ns | 16 |
| Row Address to Column Address Delay |  | tRCD | 18 | - | 15 | - | ns |  |
| Row Active to Row Active Delay |  | tRRD | 12 | - | 15 | - | ns |  |
| Column Address to Column Address Delay |  | tCCD | 1 | - | 1 | - | CK |  |
| Row Precharge Time |  | tRP | 18 | - | 15 | - | ns |  |
| Write Recovery Time |  | tWR | 15 | - | 15 | - | ns |  |
| Internal Write to Read Command Delay |  | tWTR | 1 | - | 1 | - | CK |  |
| Auto Precharge Write Recovery + Precharge Time |  | tDAL | $\begin{gathered} \text { (tWR/tCK) } \\ + \\ \text { (tRP/tCK) } \end{gathered}$ | - | $\begin{gathered} \text { (tWR/tCK) } \\ + \\ (\text { tRP/tCK) } \end{gathered}$ | - | CK | 15 |
| System Clock Cycle Time | $C L=2.5$ | tCK | 6 | 12 | 7.5 | 12 | ns |  |
|  | $C L=2$ |  | 7.5 | 12 | 7.5 | 12 | ns |  |
| Clock High Level Width |  | tCH | 0.45 | 0.55 | 0.45 | 0.55 | CK |  |
| Clock Low Level Width |  | tCL | 0.45 | 0.55 | 0.45 | 0.55 | CK |  |
| Data-Out edge to Clock edge Skew |  | tAC | -0.7 | 0.7 | -0.75 | 0.75 | ns |  |
| DQS-Out edge to Clock edge Skew |  | tDQSCK | -0.6 | 0.6 | -0.75 | 0.75 | ns |  |
| DQS-Out edge to Data-Out edge Skew |  | tDQSQ | - | 0.45 | - | 0.5 | ns |  |
| Data-Out hold time from DQS |  | tQH | $\begin{gathered} \text { tHP } \\ \text {-tQHS } \end{gathered}$ | - | $\begin{gathered} \hline \text { tHP } \\ -\mathrm{tQHS} \end{gathered}$ | - | ns | 1,10 |
| Clock Half Period |  | tHP | $\min _{(\mathrm{tCL}, \mathrm{tCH})}$ | - | $\min _{(\mathrm{tCL}, \mathrm{tCH})}$ | - | ns | 1,9 |
| Data Hold Skew Factor |  | tQHS | - | 0.55 | - | 0.75 | ns | 10 |
| Valid Data Output Window |  | tDV | tQH-tDQSQ |  | tQH-tDQSQ |  | ns |  |
| Data-out high-impedance window from CK,/CK |  | tHZ | -0.7 | 0.7 | -0.75 | 0.75 | ns | 17 |
| Data-out low-impedance window from CK, /CK |  | tLZ | -0.7 | 0.7 | -0.75 | 0.75 | ns |  |
| Input Setup Time (fast slew rate) |  | tIS | 0.75 | - | 0.9 | - | ns | 2,3,5,6 |
| Input Hold Time (fast slew rate) |  | tIH | 0.75 | - | 0.9 | - | ns |  |

HY5DU12422B(L)F

## Иииіх

HY5DU12822B(L)F
HY5DU121622B(L)F
-Continue-

| Parameter | Symbol | DDR333 |  | DDR266 |  | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| Input Setup Time (slow slew rate) | tIS | 0.8 | - | 1.0 | - | ns |  |
| Input Hold Time (slow slew rate) | tiH | 0.8 | - | 1.0 | - | ns |  |
| Input Pulse Width | tIPW | 2.2 | - | 2.2 | - | ns | 6 |
| Write DQS High Level Width | tDQSH | 0.35 | - | 0.35 | - | CK |  |
| Write DQS Low Level Width | tDQSL | 0.35 | - | 0.35 | - | CK |  |
| Clock to First Rising edge of DQS-In | tDQSS | 0.75 | 1.25 | 0.72 | 1.28 | CK |  |
| DQS falling edge to CK setup time | tDSS | 0.2 |  | 0.2 |  | CK |  |
| DQS falling edge hold time from CK | tDSH | 0.2 |  | 0.2 |  | CK |  |
| Data-In Setup Time to DQS-In (DQ \& DM) | tDS | 0.45 | - | 0.5 | - | ns | 6,7,11, |
| Data-in Hold Time to DQS-In (DQ \& DM) | tDH | 0.45 | - | 0.5 | - | ns | 12,13 |
| DQ \& DM Input Pulse Width | tDIPW | 1.75 | - | 1.75 | - | ns |  |
| Read DQS Preamble Time | tRPRE | 0.9 | 1.1 | 0.9 | 1.1 | CK |  |
| Read DQS Postamble Time | tRPST | 0.4 | 0.6 | 0.4 | 0.6 | CK |  |
| Write DQS Preamble Setup Time | tWPRES | 0 | - | 0 | - | CK |  |
| Write DQS Preamble Hold Time | tWPREH | 0.25 | - | 0.25 | - | CK |  |
| Write DQS Postamble Time | tWPST | 0.4 | 0.6 | 0.4 | 0.6 | CK |  |
| Mode Register Set Delay | tMRD | 2 | - | 2 | - | CK |  |
| Exit Self Refresh to Any Execute Command | tXSC | 200 | - | 200 | - | CK | 8 |
| Average Periodic Refresh Interval | tREFI | - | 7.8 | - | 7.8 | us |  |

AC CHARACTERISTI CS II (AC operating conditions unless otherwise noted)

| Parameter |  | Symbol | DDR266A |  | DDR266B |  | DDR200 |  | UNI T | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| Row Cycle Time |  |  | tRC | 65 | - | 65 | - | 70 | - | ns |  |
| Auto Refresh Row Cycle Time |  | tRFC | 75 | - | 75 | - | 80 | - | ns |  |
| Row Active Time |  | tRAS | 45 | 120K | 45 | 120K | 50 | 120K | ns |  |
| Active to Read with Auto Precharge Delay |  | tRAP | tRCD or tRPmin | - | tRCD or tRPmin | - | tRCD or tRPmin | - | ns | 16 |
| Row Address to Column Address Delay |  | tRCD | 20 | - | 20 | - | 20 | - | ns |  |
| Row Active to Row Active Delay |  | tRRD | 15 | - | 15 | - | 15 | - | ns |  |
| Column Address to Column Address Delay |  | tCCD | 1 | - | 1 | - | 1 | - | CK |  |
| Row Precharge Time |  | tRP | 20 | - | 20 | - | 20 | - | ns |  |
| Write Recovery Time |  | tWR | 15 | - | 15 | - | 15 | - | ns |  |
| Internal Write to Read Command Delay |  | tWTR | 1 | - | 1 | - | 1 | - | CK |  |
| Auto Precharge Write Recovery + Precharge Time |  | tDAL | $\begin{gathered} \text { (tWR/tCK) } \\ + \\ (\mathrm{tRP} / \mathrm{tCK}) \end{gathered}$ | - | $\begin{gathered} \text { (tWR/tCK) } \\ + \\ (\mathrm{tRP} / \mathrm{tCK}) \end{gathered}$ | - | $\begin{gathered} \text { (tWR/tCK) } \\ + \\ \text { (tRP/tCK) } \end{gathered}$ | - | CK | 15 |
| System Clock Cycle Time | $C L=2.5$ | tCK | 7.5 | 12 | 7.5 | 12 | 8.0 | 12 | ns |  |
|  | $C L=2$ |  | 7.5 | 12 | 10 | 12 | 10 | 12 | ns |  |
| Clock High Level Width |  | tCH | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | CK |  |
| Clock Low Level Width |  | tCL | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | CK |  |
| Data-Out edge to Clock edge Skew |  | tAC | -0.75 | 0.75 | -0.75 | 0.75 | -0.75 | 0.75 | ns |  |
| DQS-Out edge to Clock edge Skew |  | tDQSCK | -0.75 | 0.75 | -0.75 | 0.75 | -0.75 | 0.75 | ns |  |
| DQS-Out edge to Data-Out edge Skew |  | tDQSQ | - | 0.5 | - | 0.5 | - | 0.6 | ns |  |
| Data-Out hold time from DQS |  | tQ | $\begin{gathered} \text { tHP } \\ \text {-tQHS } \end{gathered}$ | - | $\begin{gathered} \text { tHP } \\ \text {-tQHS } \end{gathered}$ | - | $\begin{gathered} \text { tHP } \\ \text {-tQHS } \end{gathered}$ | - | ns | 1,10 |
| Clock Half Period |  | tHP | $\begin{gathered} \min \\ (\mathrm{tCL}, \mathrm{tCH} \\ ) \end{gathered}$ | - | $\min _{\substack{\mathrm{tCL}, \mathrm{tCH}\\)}}$ | - | $\min _{\substack{\min , t C H}}$ | - | ns | 1,9 |
| Data Hold Skew Factor |  | tQHS | - | 0.75 | - | 0.75 | - | 0.75 | ns | 10 |
| Valid Data Output Window |  | tDV | tQH-tDQSQ |  | tQH-tDQSQ |  | tQH-tDQSQ |  | ns |  |
| Data-out high-impedance window from CK,/CK |  | tHZ | -0.75 | 0.75 | -0.75 | 0.75 | -0.8 | 0.8 | ns | 17 |
| Data-out low-impedance window from CK, /CK |  | tLZ | -0.75 | 0.75 | -0.75 | 0.75 | -0.8 | 0.8 | ns | 17 |

HY5DU12422B(L)F
HY5DU12822B(L)F HY5DU121622B(L)F
-Continue:

| Parameter | Symbol | DDR266A |  | DDR266B |  | DDR200 |  | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| Input Setup Time (fast slew rate) | tIS | 0.9 | - | 0.9 | - | 1.1 | - | ns | $\begin{gathered} 2,3,5 \\ 6 \end{gathered}$ |
| Input Hold Time (fast slew rate) | tiH | 0.9 | - | 0.9 | - | 1.1 | - | ns |  |
| Input Setup Time (slow slew rate) | tIS | 1.0 | - | 1.0 | - | 1.1 | - | ns | $\begin{gathered} 2,4,5 \\ 6 \end{gathered}$ |
| Input Hold Time (slow slew rate) | tiH | 1.0 | - | 1.0 | - | 1.1 | - | ns |  |
| Input Pulse Width | tIPW | 2.2 | - | 2.2 | - | 2.5 | - | ns | 6 |
| Write DQS High Level Width | tDQSH | 0.35 | - | 0.35 | - | 0.35 | - | CK |  |
| Write DQS Low Level Width | tDQSL | 0.35 | - | 0.35 | - | 0.35 | - | CK |  |
| Clock to First Rising edge of DQS-In | tDQSS | 0.75 | 1.25 | 0.75 | 1.25 | 0.75 | 1.25 | CK |  |
| DQSfalling edge to CK setup time | tDSS | 0.2 |  | 0.2 |  | 0.2 |  | CK |  |
| DQS falling edge hold time from CK | tDSH | 0.2 |  | 0.2 |  | 0.2 |  | CK |  |
| Data-In Setup Time to DQSIn (DQ \& DM) | tDS | 0.5 | - | 0.5 | - | 0.6 | - | ns | $\begin{gathered} 6,7 \\ 11,12 \\ 13 \end{gathered}$ |
| Data-in Hold Time to DQS-In (DQ \& DM) | tDH | 0.5 | - | 0.5 | - | 0.6 | - | ns |  |
| DQ \& DM Input Pulse Width | tDIPW | 1.75 | - | 1.75 | - | 2 | - | ns |  |
| Read DQS Preamble Time | tRPRE | 0.9 | 1.1 | 0.9 | 1.1 | 0.9 | 1.1 | CK |  |
| Read DQS Postamble Time | tRPST | 0.4 | 0.6 | 0.4 | 0.6 | 0.4 | 0.6 | CK |  |
| Write DQS Preamble Setup Time | tWPRES | 0 | - | 0 | - | 0 | - | CK |  |
| Write DQS Preamble Hold Time | tWPREH | 0.25 | - | 0.25 | - | 0.25 | - | CK |  |
| Write DQS Postamble Time | tWPST | 0.4 | 0.6 | 0.4 | 0.6 | 0.4 | 0.6 | CK |  |
| Mode Register Set Delay | tMRD | 2 | - | 2 | - | 2 | - | CK |  |
| Exit Self Refresh to Any Execute Command | tXSC | 200 | - | 200 | - | 200 | - | CK | 8 |
| Average Periodic Refresh Interval | tREFI | - | 7.8 | - | 7.8 | - | 7.8 | us |  |

1. This calculation accounts for tDQSQ(max), the pulse width distortion of on-chip circuit and jitter.
2. Data sampled at the rising edges of the clock: A0~A12, BA0~BA1, CKE, /CS, /RAS, /CAS, /WE.
3. For command/address input slew rate $>=1.0 \mathrm{~V} / \mathrm{ns}$
4. For command/address input slew rate $>=0.5 \mathrm{~V} / \mathrm{ns}$ and $<1.0 \mathrm{~V} / \mathrm{ns}$

This derating table is used to increase tIS/tIH in case where the input slew-rate is below $0.5 \mathrm{~V} / \mathrm{ns}$. Input Setup / Hold Slew-rate Derating Table.

| Input Setup / Hold Slew-rate | Delta tIS | Delta tIH |
| :---: | :---: | :---: |
| V/ns | ps | ps |
| 0.5 | 0 | 0 |
| 0.4 | +50 | 0 |
| 0.3 | +100 | 0 |

5. CK, /CK slew rates are $>=1.0 \mathrm{~V} / \mathrm{ns}$
6. These parameters guarantee device timing, but they are not necessarily tested on each device, and they may be guaranteed by design or tester correlation.
7. Data latched at both rising and falling edges of Data Strobes(LDQS/UDQS) : DQ, LDM/UDM.
8. Minimum of 200 cycles of stable input clocks after Self Refresh Exit command, where CKE is held high, is required to complete Self Refresh Exit and lock the internal DLL circuit of DDR SDRAM.
9. Min ( $\mathrm{tCL}, \mathrm{tCH}$ ) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for tCL and tCH ).
10. $\mathrm{tHP}=$ minimum half clock period for any given cycle and is defined by clock high or clock low ( $\mathrm{tCH}, \mathrm{tCL}$ ). tQHS consists of tDQSQmax, the pulse width distortion of on-chip clock circuits, data pin to pin skew and output pattern effects and $p$-channel to $n$-channel variation of the output drivers.

11 .This derating table is used to increase tDS/tDH in case where the input slew-rate is below $0.5 \mathrm{~V} / \mathrm{ns}$. Input Setup / Hold Slew-rate Derating Table.

| Input Setup / Hold Slew-rate | Delta tDS | Delta tDH |
| :---: | :---: | :---: |
| $\mathrm{V} / \mathrm{ns}$ | ps | ps |
| 0.5 | 0 | 0 |
| 0.4 | +75 | +75 |
| 0.3 | +150 | +150 |

12. I/O Setup/Hold Plateau Derating. This derating table is used to increase tDS/tDH in case where the input level is flat below VREF +/-310mV for a duration of up to 2 ns .

| I/O Input Level | Delta tDS | Delta tDH |
| :---: | :---: | :---: |
| mV | ps | ps |
| +280 | +50 | +50 |

13. I/O Setup/Hold Delta Inverse Slew Rate Derating. This derating table is used to increase tDS/tDH in case where the DQ and DQS slew rates differ. The Delta Inverse Slew Rate is calculated as (1/SlewRate1)-(1/SlewRate2). For example, if slew rate $1=0.5 \mathrm{~V} / \mathrm{ns}$ and Slew Rate $2=0.4 \mathrm{~V} / \mathrm{n}$ then the Delta Inverse Slew Rate $=-0.5 \mathrm{~ns} / \mathrm{V}$.

| (1/SlewRate1)-(1/SlewRate2) | Delta tDS | Delta tDH |
| :---: | :---: | :---: |
| $\mathrm{ns} / \mathrm{V}$ | ps | ps |
| 0 | 0 | 0 |
| $+/-0.25$ | +50 | +50 |
| $+/-0.5$ | +100 | +100 |

14. DQS, DM and DQ input slew rate is specified to prevent double clocking of data and preserve setup and hold times. Signal transitions through the DC region must be monotonic.
15. tDAL $=2$ clocks + (tRP / tCK ). For each of the terms above, if not already an integer, round to the next highest integer. tCK is equal to the actual system clock cycle time.
Example: For DDR266B at $\mathrm{CL}=2.5$ and $\mathrm{tCK}=7.5 \mathrm{~ns}$,
tDAL $=(15 \mathrm{~ns} / 7.5 \mathrm{~ns})+(20 \mathrm{~ns} / 7.5 \mathrm{~ns})=(2.00)+(2.67)$
Round up each non-integer to the next highest integer: $=(2)+(3)$, tDAL $=5$ clocks
16. For the parts which do not has internal RAS lockout circuit, Active to Read with Auto precharge delay should be tRAS - BL/2 $\times$ tCK.

HY5DU12822B(L)F HY5DU121622B(L)F

CAPACITANCE $\left(\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{f}=100 \mathrm{MHz}\right)$

| Parameter | Pin | Symbol | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Input Clock Capacitance | CK, /CK | $\mathrm{Cl1}$ | 1.5 | 2.5 | pF |
| Delta Input Clock Capacitance | $\mathrm{CK}, / \mathrm{CK}$ | Delta Cl1 | - | 0.25 | pF |
| Input Capacitance | All other input-only pins | $\mathrm{Cl1}$ | 1.5 | 2.5 | pF |
| Delta Input Capacitance | All other input-only pins | Delta Cl2 | - | 0.5 | pF |
| Input / Output Capacitanc | DQ, DQS, DM | ClO | 3.5 | 4.5 | pF |
| Delta Input / Output Capacitance | DQ, DQS, DM | Delta CIO | - | 0.5 | pF |

## Note:

1. $\mathrm{VDD}=$ min. to max., $\mathrm{VDDQ}=2.3 \mathrm{~V}$ to $2.7 \mathrm{~V}, \mathrm{VoDC}=\mathrm{VDDQ} / 2$, V opeak-to-peak $=0.2 \mathrm{~V}$
2. Pins not under test are tied to GND.
3. These values are guaranteed by design and are tested on a sample basis only.

## OUTPUT LOAD CI RCUIT



## PACKAGE I NFORMATI ON



