## Features

- Throughput Rate

160MHz

- Resolatioń (HI20201) 10-Bit
- Differential Linearity Error 0.5 LSB
- Low Glitch Noise
- Analog Multiplying Function
- Low Power Consumption $\qquad$
- Evaluation Board Available
- Direct Replacement for Sony CX20201-1, CX20202-1

Applications

- Wireless Communications
- Signal Reconstruction
- Direct Digital Synthesis
- High Definition Video Systems
- Digital Measurement Systems
- Radar


## Description

The HI20201 is a 160 MHz ultra high speed D/A converter. The converter is based on an $\mathrm{R} / 2 \mathrm{R}$ switched current source architecture that includes an input data register with a complement feature and is Emitter Coupled Logic (ECL) compatible.
The HI20201 is available in a commercial temperature range and offered in a 28 lead plastic SOIC ( 300 mil) and a 28 lead plastic DIP package.

## Ordering Information

| PART <br> NUMBER | TEMP. <br> RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG. NO. |
| :--- | :---: | :--- | :--- |
| HI20201JCB | -20 to 75 | 28 Ld SOIC | M28.3A-S |
| HI20201JCP | -20 to 75 | 28 Ld PDIP | E28.6A-S |
| HI20201-EV | 25 | Evaluation Kit |  |

## Pinout



## HI20201

## Typical Application Circuit



Functional Block Diagram


| Absolute Maximum Ratings |  |
| :---: | :---: |
| Digital Supply Voltage $\mathrm{DV}_{\text {EE }}$ to $\mathrm{DV}^{\text {SS }}$ | -7.0V |
| Analog Supply Voltage $\mathrm{AV}_{\text {DD }}$ to $\mathrm{AV}^{\text {SS }}$ | -7.0V |
| Digital Input Voltage | +0.3 to DV ${ }_{\text {EE }} \mathrm{V}$ |
| Reference Input Voltage. | +0.3 to $\mathrm{AV}_{\mathrm{EE}} \mathrm{V}$ |
| Output Current | 20 mA |

## Recommended Operating Conditions

| Supply Voltage |  |
| :---: | :---: |
| $\mathrm{AV}_{\text {EE }}, \mathrm{DV}_{\mathrm{EE}}$ | -4.75V to -5.45V |
| $\mathrm{AV}_{\mathrm{EE}}-\mathrm{DV}_{\text {EE }}$ | -0.05 V to +0.05 V |
| Digital Input Voltage |  |
| $\mathrm{V}_{\mathrm{IH}}$ | -1.0 V to -0.7V |
| $\mathrm{V}_{\text {IL }}$ | -1.9V to -1.6V |

## Thermal Information

Thermal Resistance (Typical, Note 1) $\quad \theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$
SOIC Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
PDIP Package..................................... 58
Maximum Junction Temperature (Plastic Package) . . . . . . . . $150^{\circ} \mathrm{C}$
Maximum Storage Temperature Range . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Maximum Lead Temperature (Soldering 10s). . . . . . . . . . . . . $300^{\circ} \mathrm{C}$ (SOIC - Lead Tips Only)

Reference Input Voltage, $\mathrm{V}_{\text {REF }} \ldots . . . \mathrm{V}_{\mathrm{EE}}+0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{EE}}+1.4 \mathrm{~V}$
Load Resistance, $\mathrm{R}_{\mathrm{L}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\geq 75 \Omega$
Output Voltage, $\mathrm{V}_{\mathrm{OUT}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . 0.8 V to 1.2 V
Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . . $20^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.

## Electrical Specifications $\quad T_{A}=25^{\circ} \mathrm{C}, \mathrm{AV} \mathrm{EE}_{\mathrm{EE}}=\mathrm{DV} \mathrm{EEF}=-5.2 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty, \mathrm{V}_{\mathrm{OUT}}=-1 \mathrm{~V}$

| PARAMETER | TEST CONDITIONS | HI20201JCB/JCP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| SYSTEM PERFORMANCE |  |  |  |  |  |
| Resolution |  | 10 | - | - | Bits |
| Integral Linearity Error, INL | $\mathrm{f}_{\mathrm{S}}=160 \mathrm{MHz}$ (End Point) | - | - | $\pm 1.0$ | LSB |
| Differential Linearity Error, DNL | $\mathrm{f}_{\mathrm{S}}=160 \mathrm{MHz}$ | - | - | $\pm 0.50$ | LSB |
| Offset Error, $\mathrm{V}_{\text {OS }}$ (Adjustable to Zero) | (Note 3) | - | 7 | - | LSB |
| Full Scale Error, FSE (Adjustable to Zero) | (Note 3) | - | - | $\pm 102$ | LSB |
| Full Scale Output Current, IFS |  | - | - | 20 | mA |

DYNAMIC CHARACTERISTICS

| Throughput Rate | See Figure 11 | 160 | - | - | MHz |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Glitch Energy, GE | ROUT $=75 \Omega$ | - | 15 | - | $\mathrm{pV} / \mathrm{s}$ |

REFERENCE INPUT

| Voltage Reference Input Range | With Respect to AV EE | +0.5 | - | +1.4 | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Reference Input Current | $\mathrm{V}_{\text {REF }}=-4.58 \mathrm{~V}$ | -0.1 | -0.4 | -3.0 | $\mu \mathrm{~A}$ |
| Voltage Reference to Output Small <br> Signal Bandwidth | -3 dB point $1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ Input | - | 14.0 | - | MHz |
| Output Rise Time, $\mathrm{t}_{\mathrm{r}}$ |  | $\mathrm{R}_{\text {LOAD }}=75 \Omega$ | - | 1.5 | - |
| Output Fall Time, $\mathrm{t}_{\mathrm{f}}$ | $\mathrm{R}_{\mathrm{LOAD}}=75 \Omega$ | - | 1.5 | - | ns |

DIGITAL INPUTS

| Input Logic High Voltage, $\mathrm{V}_{\mathrm{IH}}$ | (Note 2) | -1.0 | -0.89 |  | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Input Logic Low Voltage, $\mathrm{V}_{\mathrm{IL}}$ | (Note 2) |  | -1.75 | -1.6 | V |
| Input Logic Current, <br> (For D9 thru D6, COMPL) <br> (FH | $\mathrm{V}_{\mathrm{IH}}=-0.89 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=-1.75 \mathrm{~V}$ (Note 2) | 0.1 | 1.5 | 6.0 | $\mu \mathrm{~A}$ |
| Input Logic Current, $\mathrm{I}_{\mathrm{IL}}, \mathrm{I}_{\mathrm{IH}}$ (For D5 thru D0) | $\mathrm{V}_{\mathrm{IH}}=-0.89 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=-1.75 \mathrm{~V}$ (Note 2) | 0.1 | 0.75 | 3.0 | $\mu \mathrm{~A}$ |

TIMING CHARACTERISTICS

| Data Setup Time, tsu | See Figure 11 | 5 | - | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Data Hold Time, thLD | See Figure 11 | 1 | - | - | ns |
| Propagation Delay Time, tPD | See Figure 11 | - | 3.8 | - | ns |
| Settling Time, tsET $^{\text {(to } 1 / 2}$ LSB) | See Figure 11 | - | 5.2 | - | ns |

Electrical Specifications $\quad T_{A}=25^{\circ} \mathrm{C}, A V_{E E}=D V_{E E}=-5.2 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty, \mathrm{V}_{\mathrm{OUT}}=-1 \mathrm{~V} \quad$ (Continued)

| PARAMETER | TEST CONDITIONS | HI20201JCB/JCP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| POWER SUPPLY CHARACTERISITICS |  |  |  |  |  |
| ${ }^{\text {EEE }}$ |  | -60 | -75 | -90 | mA |
| Power Dissipation | $75 \Omega$ load | - | 420 | 470 | mW |

NOTES:
2. Parameter guaranteed by design or characterization and not production tested.
3. Excludes error due to reference drift.
4. Electrical specifications guaranteed only under the stated operating conditions.

## Timing Diagram



FIGURE 1. LADDER SETTLING TIME FULL POWER BANDWIDTH (LS)

## Pin Descriptions

| 28 PIN SOIC | PIN NAME | PIN DESCRIPTION |
| :---: | :---: | :---: |
| 1-10 | D0 (LSB)-D9 (MSB) | Digital Data Bit 0, the Least Significant Bit thru Digital Data Bit 9, the Most Significant Bit. |
| 11, 12, 19, 21-25 | NC | No Connect, not used. |
| 13 | $\overline{\text { CLK }}$ | Negative Differential Clock Input. |
| 14 | CLK | Positive Differential Clock Input |
| 15 | DVEE | Digital (ECL) Power Supply -4.75V to -7V. |
| 16 | COMPL | Data Complement Pin. When set to a (ECL) logic High the input data is complemented in the input buffer. When cleared to a (ECL) logic Low the input data is not complemented. |
| 17 | DVSS | Digital Ground. |
| 18 | $\mathrm{AV}_{\text {SS }}$ | Analog Ground. |
| 20 | Iout | Current Output Pin. |
| 26 | $\mathrm{AV}_{\mathrm{EE}}$ | Analog Supply -4.75 V to -7 V . |
| 27 | $V_{\text {REF }}$ | Input Reference Voltage used to set the output full scale range. |
| 28 | $\mathrm{AV}_{\text {SS }}$ | Analog Ground. |

## Typical Performance Curves



FIGURE 2. $\mathrm{V}_{\mathrm{O}(\mathrm{FS})}$ RATIO vs ( $\mathrm{V}_{\text {REF }}-\mathrm{V}_{\mathrm{EE}}$ )


FIGURE 4. OUTPUT CHARACTERISTICS vs MULTIPLYING INPUT SIGNAL FREQUENCY


FIGURE 3. FULL SCALE OUTPUT VOLTAGE vs AMBIENT TEMPERATURE


FIGURE 5. GLITCH ENERGY vs CASE TEMPERATURE (FULL SCALE - 1023mV)

## Detailed Description

The HI20201 is a 10-bit, current output D/A converter. The DAC can run at 160 MHz and is ECL compatible. The architecture is segmented/R2R combination to reduce glitch and improve linearity.

## Architecture

The HI20201 is a combined R2R/segmented current source design. The 6 least significant bits of the converter are derived by a traditional R2R network to binary weight the 1 mA current sources. The upper 4 most significant bits are implemented as segmented or thermometer encoded current sources. The encoder converts the incoming 4 bits to 15 control lines to enable the most significant current sources. The thermometer encoder will convert binary to individual control lines. See Table 1.

TABLE 1. THERMOMETER ENCODER

| MSB | BIT 8 | BIT 7 | BIT 6 | THERMOMETER CODE <br> $\mathbf{1}=\mathbf{O N}, \mathbf{0}=$ OFF, $\mathbf{I}_{15}-\mathrm{I}_{\mathbf{0}}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 000000000000000 |
| 0 | 0 | 0 | 1 | 000000000000001 |
| 0 | 0 | 1 | 0 | 000000000000011 |
| 0 | 0 | 1 | 1 | 000000000000111 |
| 0 | 1 | 0 | 0 | 000000000001111 |
| 0 | 1 | 0 | 1 | 000000000011111 |
| 0 | 1 | 1 | 0 | 000000000111111 |
| 0 | 1 | 1 | 1 | 000000001111111 |
| 1 | 0 | 0 | 0 | 000000011111111 |
| 1 | 0 | 0 | 1 | 000000111111111 |
| 1 | 0 | 1 | 0 | 000001111111111 |
| 1 | 0 | 1 | 1 | 000011111111111 |
| 1 | 1 | 0 | 0 | 000111111111111 |
| 1 | 1 | 0 | 1 | 001111111111111 |
| 1 | 1 | 1 | 0 | 011111111111111 |
| 1 | 1 | 1 | 1 | 111111111111111 |

The architecture of the HI 20201 is designed to minimize glitch while providing a manufacturable 10-bit design that does not require laser trimming to achieve good linearity.

## Glitch

Glitch is caused by the time skew between bits of the incoming digital data. Typically the switching time of digital inputs are asymmetrical meaning that the turn off time is faster than the turn on time (TTL designs). In an ECL system where the logic levels switch from one non-saturated level to another, the switching times can be considered close to symmetrical. This helps to reduce glitch in the D/A. Unequal delay paths through the device can also cause one current source to change before another. To minimize this the Intersil HI20201 employs an internal register, just prior to the current sources, that is updated on the clock edge. Lastly the worst case glitch usually happens at the major transition i.e.,

0111111111 to 1000000000 . But in the HI20201 the glitch is moved to the 0000011111 to 1111100000 transition. This is achieved by the split R2R/segmented current source architecture. This decreases the amount of current switching at any one time and makes the glitch practically constant over the entire output range. By making the glitch a constant size over the entire output range this effectively integrates this error out of the end application.

In measuring the output glitch of the HI20201 the output is terminated into a $75 \Omega$ load. The glitch is measured at the major carry's throughout the DAC's output range.


FIGURE 6. HI20201 GLITCH TEST CIRCUIT
The glitch energy is calculated by measuring the area under the voltage-time curve. Figure 7 shows the area considered as glitch when changing the DAC output. Units are typically specified in picoVolt/seconds ( $\mathrm{pV} / \mathrm{s}$ ).


FIGURE 7. GLITCH ENERGY

## Setting Full Scale

The full scale output voltage is set by the Voltage Reference pin (27). The output voltage performance will vary as shown in Figure 2.
The output structure of the HI20201 can handle down to a $75 \Omega$ load effectively. To drive a $50 \Omega$ load Figure 8 is suggested. Note the equivalent output load is $\sim 75 \Omega$.


FIGURE 8. HI20201 DRIVING A $50 \Omega$ LOAD

## Variable Attenuator Capability

The HI20201 can be used in a multiplying mode with a variable frequency input on the $\mathrm{V}_{\text {REF }}$ pin. In order for the part to operate correctly a DC bias must be applied and the incoming AC signal should be coupled to the $\mathrm{V}_{\text {REF }}$ pin. See Figure 13 for the application circuit. The user must first adjust the DC reference voltage. The incoming signal must be attenuated so as not to exceed the maximum ( +1.4 V ) and minimum $(+0.5 \mathrm{~V})$ reference input. The typical output Small Signal Bandwidth is 14 MHz .

## Integral Linearity

The Integral Linearity is measured using the End Point method. In the End Point method the gain is adjusted. A line is then established from the zero point to the end point or Full Scale of the converter. All codes along the transfer curve must fall within an error band of 1 LSB of the line. Figure 10 shows the linearity test circuit.

## Differential Linearity

The Differential Linearity is the difference from the ideal step. To guarantee monotonicity a maximum of 1 LSB differential error is allowed. When more than 1 LSB is specified the converter is considered to be missing codes. Figure 10 shows the linearity test circuit.

## Clock Phase Relationship

The HI20201 is designed to be operated at very high speed (i.e., 160 MHz ). The clock lines should be driven with ECL100K logic for full performance. Any external data drivers and clock drivers should be terminated with $50 \Omega$ to minimize reflections and ringing.

## Internal Data Register

The HI20201 incorporates a data register as shown in the Functional Block Diagram. This register is updated on the rising edge of the CLK line. The state of the Complement bit (COMPL) will determine the data coding. See Table 2.

TABLE 2. INPUT CODING TABLE

| INPUT CODE | OUTPUT CODE |  |
| :---: | :---: | :---: |
|  | COMPL = 1 | COMPL = 0 |
| 0000000000 | 0 | -1 |
| 1000000000 | -0.5 | -0.5 |
| 1111111111 | -1 | 0 |

## Thermal Considerations

The temperature coefficient of the full scale output voltage and zero offset voltage depend on the load resistance connected to IOUT. The larger the load resistor, the better (i.e., smaller) the temperature coefficient of the D/A. See Figure 3 in the performance curves section.

## Noise Reduction

Digital switching noise must be minimized to guarantee system specifications. Since 1 LSB corresponds to 1 mV for 10 -bit resolution, care must be taken in the layout of a circuit board.

Separate ground planes should be used for DV ${ }_{\text {SS }}$ and $A V_{S S}$. They should be connected back at the power supply.
Separate power planes should be used for $D V_{E E}$ and $A V_{E E}$. They should be decoupled with a $1 \mu \mathrm{~F}$ tantalum capacitor and a ceramic $0.047 \mu \mathrm{~F}$ capacitor positioned as close to the body of the IC as possible.

## Test Circuits



FIGURE 9. CURRENT CONSUMPTION, INPUT CURRENT AND OUTPUT RESISTANCE

## Test Circuits (Continued)


$\dagger$ Adjust so that the full scale of DC voltage at pin 20 becomes 1.023 V , that is, to satisfy $\mathrm{V}_{\mathrm{O}}-\mathrm{V}_{1023}=1.023 \mathrm{~V}$.

| INTEGRAL <br> LINEARITY ERROR | DIFFERENTIAL <br> LINEARITY ERROR |
| :---: | :---: |
| $\mathrm{V}_{0}$ |  |
| $\mathrm{~V}_{1}$ | $\mathrm{~V}_{1}-\mathrm{V}_{0}$ |
| $\mathrm{~V}_{2}$ | $\mathrm{~V}_{2}-\mathrm{V}_{1}$ |
| $\mathrm{~V}_{4}$ | $\mathrm{~V}_{4}-\mathrm{V}_{3}$ |
| $\mathrm{~V}_{8}$ | $\mathrm{~V}_{8}-\mathrm{V}_{7}$ |
| $\mathrm{~V}_{16}$ | $\mathrm{~V}_{16}-\mathrm{V}_{15}$ |
| $\mathrm{~V}_{32}$ | $\mathrm{~V}_{32}-\mathrm{V}_{31}$ |
| $\mathrm{~V}_{64}$ | $\mathrm{~V}_{64}-\mathrm{V}_{63}$ |
| $\mathrm{~V}_{128}$ | $\mathrm{~V}_{128}-\mathrm{V}_{127}$ |
| $\mathrm{~V}_{192}$ | $\mathrm{~V}_{192}-\mathrm{V}_{191}$ |
| $\vdots$ | $\vdots$ |
| $\mathrm{~V}_{960}$ | $\mathrm{~V}_{960}-\mathrm{V}_{959}$ |
| $\mathrm{~V}_{1023}$ |  |

Error at individual measurement points are calculated according to the following definition.
$\left(\mathrm{V}_{1023}-\mathrm{V}_{0}\right) / 1023=\mathrm{V}_{0(\mathrm{FS})} / 1023 \mathrm{LD} \equiv 1 \mathrm{LSB}$.
LINEARITY ERRORS ARE MEASURED AS FOLLOWS

| S1 | S2 | S3 | $\cdots \cdots$ | S9 | S10 | D/A OUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $\cdots \cdots$ | 0 | 0 | $\mathrm{~V}_{0}$ |
| 0 | 0 | 0 | $\cdots \cdot$ | 0 | 1 | $\mathrm{~V}_{1}$ |
| 0 | 0 | 0 | $\cdots \cdot$ | 1 | 0 | $\mathrm{~V}_{2}$ |
|  |  |  | $\vdots$ |  |  | $\vdots$ |
| 1 | 1 | 1 | $\cdots \cdot$ | 1 | 1 | $\mathrm{~V}_{1023}$ |

FIGURE 10. DIFFERENTIAL LINEARITY ERROR AND LINEARITY ERROR

Test Circuits (Continued)


FIGURE 11. MAXIMUM CONVERSION RATE, RISE TIME, FALL TIME, PROPAGATION DELAY, SETUP TIME, HOLD TIME AND SETTLING TIME CIRCUIT

## Test Circuits (Continued) <br> Measuring Settling Time

Settling time is measured as follows. The relationship between V and $\mathrm{V}_{0(\mathrm{FS})}$ as shown in the $\mathrm{D} / \mathrm{A}$ output waveform in Figure 12 is expressed as

$$
V=V_{0(F S)}\left(1-e^{-t \tau}\right)
$$

The settling time for respective accuracy of 10,9 and 8 -bit is specified as

$$
\begin{aligned}
& \mathrm{V}=0.9995 \mathrm{~V}_{0(\mathrm{FS})} \\
& \mathrm{V}=0.999 \mathrm{~V}_{0(\mathrm{FS})} \\
& \mathrm{V}=0.999 \mathrm{~V}_{0(\mathrm{FS})}
\end{aligned}
$$

which results in the following:

$$
\begin{aligned}
& \mathrm{t}_{\mathrm{S}}=7.60 \tau \text { for } 10 \text {-bit, } \\
& \mathrm{t}_{\mathrm{S}}=6.93 \tau \text { for } 9 \text {-bit, and } \\
& \mathrm{t}_{\mathrm{S}}=6.24 \tau \text { for } 8 \text {-bit, }
\end{aligned}
$$

Rise time ( $\mathrm{t}_{\mathrm{r}}$ ) and fall time ( $\mathrm{t}_{\mathrm{f}}$ ) are defined as the time interval to slew from $10 \%$ to $90 \%$ of full scale voltage ( $\mathrm{V}_{0(\mathrm{FS})}$ ):

$$
\begin{aligned}
& \mathrm{V}=0.1 \mathrm{~V}_{0(\mathrm{FS})} \\
& \mathrm{V}=0.9 \mathrm{~V}_{0(\mathrm{FS})}
\end{aligned}
$$

and calculated as $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=2.20 \tau$.


FIGURE 12. D/A OUTPUT WAVEFORM

The settling time is obtained by combining these expressions:
$t_{S}=3.45 t_{r} \quad$ for $10-\mathrm{bit}$,
$t_{S}=3.15 t_{r} \quad$ for 9 -bit, and
$\mathrm{t}_{\mathrm{S}}=6.24 \mathrm{t}_{\mathrm{r}}$ for 8-bit


FIGURE 13A.

Test Circuits (Continued)


FIGURE 13B.


FIGURE 13C.
FIGURE 13. MULTIPLYING BANDWIDTH

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time withou notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may resul from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Sales Office Headquarters

## NORTH AMERICA

Intersil Corporation
7585 Irvine Center Drive
Suite 100
Irvine, CA 92618
TEL: (949) 341-7000
FAX: (949) 341-7123

EUROPE
Intersil Corporation 2401 Palm Bay Rd. Palm Bay, FL 32905
TEL: (321) 724-7000
FAX: (321) 724-7946

Intersil Europe Sarl
Ave. William Graisse, 3
1006 Lausanne
Switzerland
TEL: +41 216140560
FAX: +41216140579

## ASIA

Intersil Corporation
Unit 1804 18/F Guangdong Water Building 83 Austin Road
TST, Kowloon Hong Kong
TEL: +852 27236339
FAX: +852 27301433

