

Data sheet acquired from Harris Semiconductor SCHS117A

August 1997 - Revised May 2002

# **High Speed CMOS Logic Hex Inverter**

#### **Features**

- · Buffered Inputs
- Typical Propagation Delay: 6ns at V<sub>CC</sub> = 5V,
  C<sub>L</sub> = 15pF, T<sub>A</sub> = 25°C
- Fanout (Over Temperature Range)
- Wide Operating Temperature Range ... -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity: N<sub>IL</sub> = 30%, N<sub>IH</sub> = 30% of V<sub>CC</sub> at V<sub>CC</sub> = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,
    V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility,  $I_I \le 1\mu A$  at  $V_{OL}$ ,  $V_{OH}$

### Description

The Harris CD54HC04, CD54HCT04, CD74HC04 and CD74HCT04 logic gates utilize silicon gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The 74HCT logic family is functionally pin compatible with the standard 74LS logic family.

## Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.				
CD74HC04E	-55 to 125	14 Ld PDIP	E14.3				
CD74HCT04E	-55 to 125	14 Ld PDIP	E14.3				
CD74HC04M	-55 to 125	14 Ld SOIC	M14.15				
CD74HCT04M	-55 to 125	14 Ld SOIC	M14.15				
CD54HC04F	-55 to 125	14 Ld CERDIP	F14.3				
CD54HCT04F	-55 to 125	14 Ld CERDIP	F14.3				
CD54HC04W	-55 to 125	Wafer					
CD54HCT04W	-55 to 125	Wafer					
CD54HC04H	-55 to 125	Die					
CD54HCT04H	-55 to 125	Die	_				


#### NOTE:

1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

### **Pinout**

#### CD54HC04, CD54HCT04, CD74HC04, CD74HCT04 (PDIP, CERDIP, SOIC)

# Functional Diagram



**TRUTH TABLE** 

INPUTS								
nA	nY							
L	Н							
Н	L							

NOTE: H = High Voltage Level, L = Low Voltage Level

# Logic Symbol



## **Absolute Maximum Ratings**

DC Supply Voltage, V <sub>CC</sub>	-0.5V to 7V
DC Input Diode Current, I <sub>IK</sub>	
For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$	±20mA
DC Output Diode Current, IOK	
For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$	±20mA
DC Output Source or Sink Current per Output Pin, IO	
For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$	±25mA
DC V <sub>CC</sub> or Ground Current, I <sub>CC or</sub> I <sub>GND</sub>	±50mA

#### **Thermal Information**

Thermal Resistance (Typical, Note 2)	θ <sub>JA</sub> (°C/W)	$\theta_{JC}$ ( $^{\circ}C/W$ )
PDIP Package	100	N/A
CERDIP Package	130	55
SOIC Package	180	N/A
Maximum Junction Temperature (Hermetic	Package or Di	e) 175 <sup>0</sup> C
Maximum Junction Temperature (Plastic F	Package)	150 <sup>o</sup> C
Maximum Storage Temperature Range	65	<sup>o</sup> C to 150°C
Maximum Lead Temperature (Soldering 1	0s)	300°C
(SOIC - Lead Tips Only)		

## **Operating Conditions**

Temperature Range (T <sub>A</sub> )55°C to 125°C
Supply Voltage Range, V <sub>CC</sub>
HC Types2V to 6V
HCT Types
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub> 0V to V <sub>CC</sub>
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

2.  $\theta_{\mbox{\scriptsize JA}}$  is measured with the component mounted on an evaluation PC board in free air.

### **DC Electrical Specifications**

			ST ITIONS			25°C		-40°C TO +85°C		-55°C TO 125°C						
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS				
HC TYPES																
High Level Input	V <sub>IH</sub>	-	-	2	1.5	-	-	1.5	-	1.5	-	V				
Voltage				4.5	3.15	i	-	3.15	-	3.15	-	٧				
				6	4.2	-	-	4.2	-	4.2	-	٧				
Low Level Input	V <sub>IL</sub>	-	-	2	-	-	0.5	-	0.5	-	0.5	V				
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	٧				
				6	ı	i	1.8	i	1.8	-	1.8	V				
High Level Output	V <sub>OH</sub>	V <sub>IH</sub> or	-0.02	2	1.9	-	-	1.9	-	1.9	-	V				
Voltage CMOS Loads		V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	٧				
			-0.02	6	5.9	-	-	5.9	-	5.9	-	٧				
High Level Output			-	-	1	-	-	i	-	-	-	٧				
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	٧				
			-5.2	6	5.48	i	ı	5.34	-	5.2	-	V				
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or	0.02	2	1	-	0.1	i	0.1	-	0.1	٧				
Voltage CMOS Loads		V <sub>IL</sub>	0.02	4.5	ı	ı	0.1	i	0.1	-	0.1	V				
			0.02	6	ı	i	0.1	i	0.1	-	0.1	V				
Low Level Output							-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	٧				
			5.2	6	1	1	0.26	1	0.33	-	0.4	V				
Input Leakage Current	lı	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μА				

# DC Electrical Specifications (Continued)

			TEST ONDITIONS		25°C			-40°C T	O +85°C	-55°C TO 125°C		
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	6	-	-	2	-	20	-	40	μА
HCT TYPES												
High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	٧
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	II	V <sub>CC</sub> and GND	0	5.5	-		±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	5.5	-	-	2	-	20	-	40	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load (Note)	Δl <sub>CC</sub>	V <sub>CC</sub> - 2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μА

NOTE: For dual-supply systems theorectical worst case ( $V_I = 2.4V$ ,  $V_{CC} = 5.5V$ ) specification is 1.8mA.

# **HCT Input Loading Table**

INPUT	UNIT LOADS
nB	1.2

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Specifications table, e.g. 360 $\mu A$  max at 25°C.

# Switching Specifications Input $t_{\Gamma}$ , $t_{f}$ = 6ns

		TEST	v <sub>cc</sub>		25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES											
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	-	85	-	105	-	130	ns
Input to Output (Figure 1)			4.5	-	-	17	-	21	-	26	ns
			6	-	-	14	-	18	-	22	ns
Propagation Delay, Data Input to Output Y	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 15pF	5	-	6	-	-	-	-	-	ns

## Switching Specifications Input $t_f$ , $t_f = 6ns$ (Continued)

		TEST	v <sub>cc</sub>	25°C		-40°C T	O 85°C	-55°C TO 125°C			
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Transition Times (Figure 1)	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	2	-	-	75	-	95	18	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Input Capacitance	C <sub>I</sub>	-	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 3, 4)	C <sub>PD</sub>	-	5	-	21	-	-	-	-	-	pF
HCT TYPES									•		
Propagation Delay, Input to Output (Figure 2)	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	19	-	24	-	29	ns
Propagation Delay, Data Input to Output Y	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 15pF	5	-	7	-	-	-	-	-	ns
Transition Times (Figure 2)	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	15	-	19	-	22	ns
Input Capacitance	C <sub>I</sub>	-	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 3, 4)	C <sub>PD</sub>	-	5	-	24	-	-	-	-	-	pF

#### NOTES:

- 3.  $\ensuremath{C_{\mbox{PD}}}$  is used to determine the dynamic power consumption, per gate.
- 4.  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$  where  $f_i$  = input frequency,  $C_L$  = output load capacitance,  $V_{CC}$  = supply voltage.

## Test Circuits and Waveforms




FIGURE 1. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC




FIGURE 2. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated