3A, 12V, Asynchronous Buck Converter

## Features

- Wide Input Voltage from 4.3 V to 14 V
- Output Current up to 3A
- Adjustable Output Voltage from 0.8 V to $\mathrm{V}_{\mathrm{IN}}$ - $\pm 2 \%$ System Accuracy
- $70 \mathrm{~m} \Omega$ Integrated Power MOSFET
- High Efficiency up to 92\%
- Automatic Skip/PWM Mode Operation
- Current-Mode Operation
- Easy Feedback Compensation
- Stable with Low ESR Output Capacitors
- Fast Load/Line Transient Response
- Power-On-Reset Monitoring
- Fixed 500 kHz Switching Frequency in PWM mode
- Built-in Digital Soft-Start
- Current-Limit Protection with Frequency Foldback
- Hiccup-Mode 50\% Undervoltage Protection
- Over-Temperature Protection
- $\quad<3 \mu \mathrm{~A}$ Quiescent Current in Shutdown Mode
- Small SOP-8 Package
- Lead Free and Green Devices Available
(RoHS Compliant)


## Applications

- OLPC, UMPC
- Notebook Computer
- Handheld Portable Device
- Step-down Converters Requiring High Efficiency and 3A Output Current


## General Description

The APW7143 is a 3A asynchronous Buck converter with an integrated $70 \mathrm{~m} \Omega$ P-channel power MOSFET. The APW7143, designed with a current-mode control scheme, can convert wide input voltage of 4.3 V to 14 V to the output voltage adjustable from 0.8 V to $\mathrm{V}_{\text {IN }}$ to provide excellent output voltage regulation.
For high efficiency over all load current range, the APW7143 is equipped with an automatic Skip/PWM mode operation. At light load, the IC operates in the Skip mode, which keeps a constant minimum inductor peak current, to reduce switching losses. At heavy load, the IC works in PWM mode, which inductor peak current is programmed by the COMP voltage, to provide high efficiency and excellent output voltage regulation.
The APW7143 is also equipped with power-on-reset, soft-start, and whole protections (undervoltage, over temperature, and current-limit) into a single package. In shutdown mode, the supply current drops below $3 \mu \mathrm{~A}$.
This device, available in an 8-pin SOP-8 package, provides a very compact system solution with minimal external components and PCB area.


[^0]Ordering and Marking I nformation

|  |  |  | Package Code K : SOP-8 <br> Operating Junction Temperature Range $\text { I : }-40 \text { to } 85^{\circ} \mathrm{C}$ <br> Handling Code <br> TR : Tape \& Reel <br> Assembly Material <br> L: Lead Free Device G: Halogen and Lead Free Device |
| :---: | :---: | :---: | :---: |
| APW7143 K : | APW7143 XXXXX |  | XXXXX - Date Code |

Note: ANPEC lead-free products contain molding compounds/die attach materials and 100\% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020C for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free ( Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500 ppm by weight).

## Pin Configuration



Pin 7 and 8 must be externally connected together.

## Absolute Maximum Ratings (Note 2)

| Symbol | Parameter |  | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | VIN Supply Voltage (VIN to AGND) |  | -0.3 ~ 15 | V |
| $V_{\text {LX }}$ | LX to AGND Voltage | > 100ns | $-1 \sim \mathrm{~V}_{\mathrm{IN}}+1$ | V |
|  |  | < 100ns | -5 ~ $\mathrm{V}_{\text {IN }}+5$ |  |
|  | EN to AGND Voltage |  | $-0.3 \sim \mathrm{~V}_{\text {IN }}+0.3$ | V |
|  | FB, COMP to AGND Voltage |  | -0.3 ~ 6 | V |
|  | Maximum Junction Temperature |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature |  | -65 ~ 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SDR }}$ | Maximum Lead Soldering Temperature, 10 Seconds |  | 260 | ${ }^{\circ} \mathrm{C}$ |

Note 2 : Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device.

## Thermal Characteristics

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\theta_{\mathrm{JA}}$ | Junction-to-Ambient Thermal Resistance in Free Air ${ }^{(\text {Note 3) }}$ |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Note 3: $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air.

Recommended Operating Conditions (Note 4)

| Symbol | Parameter | Range | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | VIN Supply Voltage | $4.3 \sim 14$ | V |
| $\mathrm{~V}_{\text {OUT }}$ | Converter Output Voltage | $0.8 \sim \mathrm{~V}_{\text {IN }}$ | V |
| $\mathrm{I}_{\text {OUT }}$ | Converter Output Current | $0 \sim 3$ | A |
| $\mathrm{C}_{\text {IN }}$ | Converter Input Capacitor (MLCC) | $8 \sim 50$ | $\mu \mathrm{~F}$ |
| $\mathrm{C}_{\text {OUT }}$ | Converter Output Capacitor | $20 \sim 1000$ | $\mu \mathrm{~F}$ |
|  | Effective Series Resistance | $0 \sim 60$ | $\mathrm{~m} \Omega$ |
| Lout | Converter Output Inductor | $1 \sim 22$ | $\mu \mathrm{H}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Resistance of the Feedback Resistor connected from FB to AGND | $1 \sim 20$ | $\mathrm{k} \Omega$ |
| $\mathrm{T}_{\mathrm{J}}$ | Ambient Temperature | $-40 \sim 85$ | ${ }^{\circ} \mathrm{C}$ |

Note 4: Refer to the Typical Application Circuits

## Electrical Characteristics

Refer to the typical application circuits. These specifications apply over $\mathrm{V}_{\mathbb{I}}=12 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=-40 \sim 85^{\circ} \mathrm{C}$, unless otherwise specified. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Test Conditions | APW7143 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| SUPPLY CURRENT |  |  |  |  |  |  |
| $\mathrm{IVIN}^{\text {d }}$ | VIN Supply Current | $\mathrm{V}_{\text {FB }}=\mathrm{V}_{\text {REF }}+50 \mathrm{mV}, \mathrm{V}_{\text {EN }}=3 \mathrm{~V}, \mathrm{LX}=\mathrm{NC}$ | - | 0.5 | 1.5 | mA |
| IVIN _SD | VIN Shutdown Supply Current | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ | - | - | 3 | $\mu \mathrm{A}$ |
| POWER-ON-RESET (POR) VOLTAGE THRESHOLD |  |  |  |  |  |  |
|  | VIN POR Voltage Threshold | $\mathrm{V}_{\mathbb{N}}$ rising | 3.9 | 4.1 | 4.3 | V |
|  | VIN POR Hysteresis |  | - | 0.5 | - | V |
| REFERENCE VOLTAGE |  |  |  |  |  |  |
| $\mathrm{V}_{\text {REF }}$ | Reference Voltage | Regulated on FB pin | - | 0.8 | - | V |
|  | Output Voltage Accuracy | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{l}_{\text {OuT }}=10 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=12 \mathrm{~V}$ | -1.0 | - | +1.0 | \% |
|  |  | $\mathrm{l}_{\text {out }}=10 \mathrm{~mA} \sim 3 \mathrm{~A}, \mathrm{~V}_{\text {IN }}=4.75 \sim 14 \mathrm{~V}$ | -2.0 | - | +2.0 |  |
|  | Line Regulation | $\mathrm{V}_{\mathrm{IN}}=4.75 \mathrm{~V}$ to 14 V | - | +0.02 | - | \%/V |
|  | Load Regulation | $\mathrm{I}_{\text {OUT }}=0.5 \mathrm{~A} \sim 3 \mathrm{~A}$ | - | -0.04 | - | \%/A |
| OSCILLATOR AND DUTY CYCLE |  |  |  |  |  |  |
| Fosc | Oscillator Frequency | $\mathrm{T}_{\mathrm{J}}=-40 \sim 125^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=4.75 \sim 14 \mathrm{~V}$ | 450 | 500 | 550 | kHz |
|  | Foldback Frequency | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | - | 80 | - | kHz |
|  | Maximum Converter's Duty |  | - | 99 | - | \% |
| Ton_min | Minimum Pulse Width of LX |  | - | 150 | - | ns |
| CURRENT-MODE PWM CONVERTER |  |  |  |  |  |  |
| Gm | Error Amplifier Transconductance | $\mathrm{V}_{\text {FB }}=\mathrm{V}_{\text {REF }} \pm 50 \mathrm{mV}$ | - | 200 | - | $\mu \mathrm{A} / \mathrm{V}$ |
|  | Error Amplifier DC Gain | $\mathrm{COMP}=\mathrm{NC}$ | - | 80 | - | dB |

## Electrical Characteristics (Cont.)

Refer to the typical application circuits. These specifications apply over $\mathrm{V}_{\mathbb{N}}=12 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=-40 \sim 85^{\circ} \mathrm{C}$, unless otherwise specified. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


## Typical Operating Characteristics

(Refer to the application circuit 1 in the section "Typical Application Circuits", $\mathrm{V}_{\mathbb{I N}}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{~L} 1=4.7 \mu \mathrm{H}$ )

Output Current vs. Efficiency


Current-Limit Level (Peak Current)
vs. Junction Temperature


VIN Input Current vs. Supply Voltage


Output Voltage vs. Output Current


Output Voltage vs. Input Voltage


Reference Voltage vs. Junction Temperature


## Typical Operating Characteristics (Cont.)

(Refer to the application circuit 1 in the section "Typical Application Circuits", $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=3.3 \mathrm{~V}, \mathrm{~L} 1=4.7 \mu \mathrm{H}$ )
Oscillator Frequency vs.
Junction Temperature


## Operating Waveforms

(Refer to the application circuit 1 in the section "Typical Application Circuits", $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {out }}=3.3 \mathrm{~V}, \mathrm{~L} 1=4.7 \mu \mathrm{H}$ )


CH1: $\mathrm{V}_{\mathrm{IN}}, 5 \mathrm{~V} /$ div
CH2 : $\mathrm{V}_{\text {OUT }}, 2 \mathrm{~V} / \mathrm{div}$
CH3 : $\mathrm{I}_{\mathrm{L} 1}, 2 \mathrm{~A} / \mathrm{div}$
Time : 5ms/div


CH1: $\mathrm{V}_{\mathrm{IN}}, 5 \mathrm{~V} / \mathrm{div}$
CH2 : $\mathrm{V}_{\text {OUt }}, 2 \mathrm{~V} / \mathrm{div}$
CH3 : I I, $2 \mathrm{~A} / \mathrm{div}$
Time : $10 \mathrm{~ms} / \mathrm{div}$

## Operating Waveforms (Cont.)

(Refer to the application circuit 1 in the section "Typical Application Circuits", $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{~L} 1=4.7 \mu \mathrm{H}$ )


CH1: V $\mathrm{Lx}, 10 \mathrm{~V} / \mathrm{div}$
CH2 : $\mathrm{V}_{\text {OUT }}, 2 \mathrm{~V} /$ div
CH3: $\mathrm{I}_{\mathrm{L} 1}, 5 \mathrm{~A} / \mathrm{div}$
Time : $20 \mu \mathrm{~s} / \mathrm{div}$

Shutdown


CH1: $\mathrm{V}_{\mathrm{EN}}, 5 \mathrm{~V} /$ div
CH2 : $\mathrm{V}_{\text {out }}$, 2V/div
CH3 : $\mathrm{I}_{\mathrm{L} 1}, 2 \mathrm{~A} / \mathrm{div}$
Time : $100 \mu \mathrm{~s} / \mathrm{div}$

Short Circuit


CH1: $\mathrm{V}_{\mathrm{LX}}, 5 \mathrm{~V} / \mathrm{div}$
CH2 : $\mathrm{V}_{\text {OUT }}, 200 \mathrm{mV} /$ div
CH3: $\mathrm{I}_{\mathrm{L} 1}, 5 \mathrm{~A} / \mathrm{div}$
Time: 5ms/div

## Operating Waveforms (Cont.)

(Refer to the application circuit 1 in the section "Typical Application Circuits", $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=3.3 \mathrm{~V}, \mathrm{~L} 1=4.7 \mu \mathrm{H}$ )


CH1: $\mathrm{V}_{\text {OUT }}, 200 \mathrm{mV} /$ div
CH2 : $\mathrm{I}_{\mathrm{L} 1}, 2 \mathrm{~A} / \mathrm{div}$
Time : $100 \mu \mathrm{~s} / \mathrm{div}$

Load Transient Response


CH1: $\mathrm{V}_{\text {OUT }}, 100 \mathrm{mV} /$ div
CH2 : $\mathrm{I}_{\mathrm{L} 1}, 2 \mathrm{~A} /$ div
Time : $100 \mu \mathrm{~s} / \mathrm{div}$

Switching Waveform


CH1: $\mathrm{V}_{\mathrm{Lx}}, 5 \mathrm{~V} /$ div
CH 2 : $\mathrm{I}_{\mathrm{L} 1}, 2 \mathrm{~A} / \mathrm{div}$
Time : $1 \mu \mathrm{~s} / \mathrm{div}$

## Operating Waveforms (Cont.)

(Refer to the application circuit 1 in the section "Typical Application Circuits", $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=3.3 \mathrm{~V}, \mathrm{~L} 1=4.7 \mu \mathrm{H}$ )


Pin Description

| PIN No. | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | VIN | Power Input. VIN supplies the power (4.3V to 14V) to the control circuitry, gate driver, <br> and step-down converter switch. Connecting a ceramic bypass capacitor and a suitably <br> large capacitor between VIN and AGND eliminates switching noise and voltage ripple on <br> the input to the IC. |
| 2 | NC | No Connection. |
| 3 | AGND | Ground of MOSFET Gate Driver and Control Circuitry. |
| 4 | COMP | Output feedback Input. The APW7143 senses the feedback voltage via FB and <br> regulates the voltage at 0.8V. Connecting FB with a resistor-divider from the converter's <br> output sets the output voltage from 0.8V to VIN. |
| 5 | EN | Output of the error amplifier. Connect a series RC network from COMP to AGND to <br> compensate the regulation control loop. In some cases, an additional capacitor from <br> COMP to AGND is required. |
| 6 | LX | Enable Input. EN is a digital input that turns the regulator on or off. Drive EN high to turn <br> on the regulator, drive it low to turn it off. Connect this pin to VIN if it is not used. |
| 7,8 | Power Switching Output. LX is the Drain of the P-Channel power MOSFET to supply <br> power to the output LC filter. |  |

## Block Diagram



## Typical Application Circuits

1. +12 V Single Power Input Step-down Converter (with an Electrolytic Output Capacitor)


## Typical Application Circuits (Cont.)

## 2. 4.3~14V Single Power Input Step-down Converter(with ceramic Input/Output Capacitor)


a. Cost-effective Feedback Compensation (C4 is not connected)

| $\mathbf{V}_{\mathbf{I N}}(\mathbf{V})$ | $\mathbf{V}_{\mathbf{O U T}}(\mathbf{V})$ | $\mathbf{L} 1(\mu \mathbf{H})$ | $\mathbf{C} 2(\mu \mathbf{F})$ | $\mathbf{C} \mathbf{2} \mathbf{E S R}(\mathbf{m} \Omega)$ | $\mathbf{R 1}(\mathbf{k} \Omega)$ | $\mathbf{R 2}(\mathbf{k} \Omega)$ | $\mathbf{R 3}(\mathbf{k} \Omega)$ | $\mathbf{C 3}(\mathbf{p F})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12 | 5 | 6.8 | 22 | 5 | 63.0 | 12 | 10.0 | 1500 |
| 12 | 5 | 6.8 | 44 | 3 | 63.0 | 12 | 20.0 | 1500 |
| 12 | 3.3 | 4.7 | 22 | 5 | 46.9 | 15 | 10.0 | 1500 |
| 12 | 3.3 | 4.7 | 44 | 3 | 46.9 | 15 | 22.0 | 1500 |
| 12 | 2 | 3.3 | 22 | 5 | 30.0 | 20 | 10.0 | 1500 |
| 12 | 2 | 3.3 | 44 | 3 | 30.0 | 20 | 20.0 | 1500 |
| 12 | 1.2 | 2.2 | 22 | 5 | 7.5 | 15 | 8.2 | 1800 |
| 12 | 1.2 | 2.2 | 44 | 3 | 7.5 | 15 | 16.0 | 1800 |
| 5 | 3.3 | 2.2 | 22 | 5 | 46.9 | 15 | 8.2 | 680 |
| 5 | 3.3 | 2.2 | 44 | 3 | 46.9 | 15 | 20.0 | 680 |
| 5 | 1.2 | 2.2 | 22 | 5 | 7.5 | 15 | 3.0 | 1800 |
| 5 | 1.2 | 2.2 | 44 | 3 | 7.5 | 15 | 7.5 | 1800 |

b. Fast-Transient-Response Feedback Compensation (C4 is connected)

| $\mathbf{V}_{\text {IN }}(\mathbf{V})$ | $\mathbf{V}_{\text {OUT }}(\mathbf{V})$ | $\mathbf{L} 1(\mu \mathbf{H})$ | $\mathbf{C} 2(\mu \mathbf{F})$ | $\mathbf{C} \mathbf{2} \mathbf{E S R}(\mathbf{m} \Omega)$ | $\mathbf{R 1}(\mathbf{k} \Omega)$ | $\mathbf{R 2}(\mathbf{k} \Omega)$ | $\mathbf{C} 4(\mathbf{p F})$ | $\mathbf{R 3}(\mathbf{k} \Omega)$ | $\mathbf{C} \mathbf{3}(\mathbf{p F})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12 | 5 | 6.8 | 22 | 5 | 63.0 | 12 | 47 | 33.0 | 470 |
| 12 | 5 | 6.8 | 44 | 3 | 63.0 | 12 | 47 | 68.0 | 470 |
| 12 | 3.3 | 4.7 | 22 | 5 | 46.9 | 15 | 47 | 22.0 | 680 |
| 12 | 3.3 | 4.7 | 44 | 3 | 46.9 | 15 | 47 | 47.0 | 680 |
| 12 | 2 | 3.3 | 22 | 5 | 30.0 | 20 | 47 | 13.0 | 1200 |
| 12 | 2 | 3.3 | 44 | 3 | 30.0 | 20 | 47 | 27.0 | 1200 |
| 12 | 1.2 | 2.2 | 22 | 5 | 7.5 | 15 | 150 | 7.5 | 2200 |
| 12 | 1.2 | 2.2 | 44 | 3 | 7.5 | 15 | 150 | 15.0 | 2200 |
| 5 | 3.3 | 2.2 | 22 | 5 | 46.9 | 15 | 56 | 20.0 | 220 |
| 5 | 3.3 | 2.2 | 44 | 3 | 46.9 | 15 | 56 | 43.0 | 220 |
| 5 | 1.2 | 2.2 | 22 | 5 | 7.5 | 15 | 330 | 3.3 | 1800 |
| 5 | 1.2 | 2.2 | 44 | 3 | 7.5 | 15 | 330 | 8.2 | 1500 |

## Function Description

## VIN Power-On-Reset (POR)

The APW7143 keeps monitoring the voltage on VIN pin to prevent wrong logic operations which may occur when VIN voltage is not high enough for the internal control circuitry to operate. The VIN POR has a rising threshold of 4.1 V (typical) with 0.5 V of hysteresis.

During start-up, the VIN voltage must exceed the enable voltage threshold. Then the IC starts a start-up process and ramps up the output voltage to the voltage target.

## Digital Soft-Start

The APW7143 has a built-in digital soft-start to control the rise rate of the output voltage and limit the input current surge during start-up. During soft-start, an internal voltage ramp ( $\mathrm{V}_{\text {RAMP }}$ ), connected to one of the positive inputs of the error amplifier, rises up from 0 V to 0.95 V to replace the reference voltage $(0.8 \mathrm{~V})$ until the voltage ramp reaches the reference voltage.

## Output Undervoltage Protection (UVP)

In the process of operation, if a short-circuit occurs, the output voltage will drop quickly. Before the current-limit circuit responds, the output voltage will fall out of the required regulation range. The undervoltage continually monitors the FB voltage after soft-start is completed. If a load step is strong enough to pull the output voltage lower than the undervoltage threshold, the IC shuts down converter's output.
The undervoltage threshold is $50 \%$ of the nominal output voltage. The undervoltage comparator has a built-in $2 \mu \mathrm{~s}$ noise filter to prevent the chips from wrong UVP shutdown caused by noise. The undervoltage protection works in a hiccup mode without latched shutdown. The IC will initiate a new soft-start process at the end of the preceding delay.

## Over-Temperature Protection (OTP)

The over-temperature circuit limits the junction temperature of the APW7143. When the junction temperature exceeds $T_{j}=+150^{\circ} \mathrm{C}$, a thermal sensor turns off the power MOSFET, allowing the devices to cool. The thermal sensor allows the converters to start a start-up process and regulate the output voltage again after the junction temperature cools by $40^{\circ} \mathrm{C}$. The OTP is designed with a $40^{\circ} \mathrm{C}$ hysteresis to lower the average $\mathrm{T}_{\mathrm{J}}$ during continuous ther-
mal overload conditions, increasing lifetime of the APW7143.

## Enable/Shutdown

Driving EN to ground places the APW7143 in shutdown. When in shutdown, the internal P-Channel power MOSFET turns off, all internal circuitry shuts down and the quiescent supply current reduces to less than $3 \mu \mathrm{~A}$.

## Current-Limit Protection

The APW7143 monitors the output current, flows through the P-Channel power MOSFET, and limits the current peak at current-limit level to prevent loads and the IC from damages during overload or short-circuit conditions.

## Frequency Foldback

The foldback frequency is controlled by the FB voltage. When the output is shorted to ground, the frequency of the oscillator will be reduced to about 80 kHz . This lower frequency allows the inductor current to discharge safely and thereby prevent current runaway. The oscillator's frequency will gradually increase to its designed rate when the feedback voltage on FB again approaches 0.8 V .

## Application Information

## Setting Output Voltage

The regulated output voltage is determined by:

$$
\begin{equation*}
\text { Vout }=0.8 \cdot\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right) \tag{V}
\end{equation*}
$$

Suggested R 2 is in the range from 1 K to $20 \mathrm{k} \Omega$. For portable applications, a $10 \mathrm{k} \Omega$ resistor is suggested for R2. To prevent stray pickup, locate resistors R1 and R2 close to APW7143.

## Input Capacitor Selection

Each time, when the P-channel power MOSFET (Q1) turns on, small ceramic capacitors for high frequency decoupling and bulk capacitors are required to supply the surge current. The small ceramic capacitors have to be placed physically close to the VIN and between the VIN and the anode of the Schottky diode (D1).

The important parameters for the bulk input capacitor are the voltage rating and the RMS current rating. For reliable operation, select the bulk capacitor with voltage and current ratings above the maximum input voltage and largest RMS current required by the circuit. The capacitor voltage rating should be at least 1.25 times greater than the maximum input voltage and a voltage rating of 1.5 times is a conservative guideline. The RMS current ( $\mathrm{I}_{\text {RMS }}$ ) of the bulk input capacitor is calculated as the following equation:

$$
\begin{equation*}
I_{\text {RMS }}=\text { IOUT } \cdot \sqrt{D \cdot(1-D)} \tag{A}
\end{equation*}
$$

where D is the duty cycle of the power MOSFET.
For a through hole design, several electrolytic capacitors may be needed. For surface mount designs, solid tantalum capacitors can be used, but caution must be exercised with regard to the capacitor surge current rating.



Figure 1 Converter Waveforms

## Output Capacitor Selection

An output capacitor is required to filter the output and supply the load transient current. The filtering requirements are the functions of the switching frequency and the ripple current ( $\Delta l$ ). The output ripple is the sum of the voltages, having phase shift, across the ESR and the ideal output capacitor. The peak-to-peak voltage of the ESR is calculated as the following equations:

$$
\begin{align*}
& D=\frac{V_{\text {out }}+V_{D}}{V_{\text {IN }}+V_{D}}  \tag{1}\\
& \Delta I=\frac{V_{\text {out }} \cdot(1-D)}{\text { Fosc } \cdot L} \tag{2}
\end{align*}
$$

$$
V_{E S R}=\Delta I \cdot E S R \quad(V)
$$

where $\mathrm{V}_{\mathrm{D}}$ is the forward voltage drop of the diode.
The peak-to-peak voltage of the ideal output capacitor is calculated as the following equation:

$$
\begin{equation*}
\Delta \mathrm{V}_{\text {cout }}=\frac{\Delta \mathrm{I}}{8 \cdot \text { Fosc } \cdot \text { Cout }}(\mathrm{V}) \tag{4}
\end{equation*}
$$

For the applications, using bulk capacitors, the $\Delta \mathrm{V}_{\text {cout }}$ is much smaller than the $\mathrm{V}_{\mathrm{ESR}}$ and can be ignored. Therefore, the AC peak-to-peak output voltage ( $\Delta \mathrm{V}_{\text {out }}$ ) is shown below:

$$
\begin{equation*}
\Delta \text { Vout }=\Delta I \cdot \text { ESR } \quad(V) \tag{5}
\end{equation*}
$$

## Application Information (Cont.)

## Output Capacitor Selection (Cont.)

For the applications, using ceramic capacitors, the $\mathrm{V}_{\text {ESR }}$ is much smaller than the $\Delta \mathrm{V}_{\text {cout }}$ and can be ignored. Therefore, the AC peak-to-peak output voltage ( $\Delta \mathrm{V}_{\text {out }}$ ) is close to $\Delta \mathrm{V}_{\text {cout }}$.

The load transient requirements are the functions of the slew rate (di/dt) and the magnitude of the transient load current. These requirements generally met with a mix of capacitors and careful layout. High frequency capacitors initially supply the transient and slow the current load rate seen by the bulk capacitors. The bulk filter capacitor values are generally determined by the ESR (Effective Series Resistance) and voltage rating requirements rather than actual capacitance requirements.

High frequency decoupling capacitors should be placed physically as close to the power pins of the load as possible. Be careful not to add inductance in the circuit board wiring that could cancel the usefulness of these low inductance components. An aluminum electrolytic capacitor's ESR value is related to the case size with lower ESR available in larger case sizes. However, the Equivalent Series Inductance (ESL) of these capacitors increases with case size and can reduce the usefulness of the capacitor to high slew-rate transient loading.

## Inductor Value Calculation

The operating frequency and inductor selection are interrelated in that higher operating frequencies permit the use of a smaller inductor for the same amount of inductor ripple current. However, this is at the expense of efficiency due to an increase in MOSFET gate charge losses. The equation (2) shows that the inductance value has a direct effect on ripple current.

Accepting larger values of ripple current allows the use of low inductances, but results in higher output voltage ripple and greater core losses. A reasonable starting point for setting ripple current is $\Delta \mathrm{I} \leq 0.4 \cdot \mathrm{I}_{\text {OUT(MAX) }}$. Remember, the maximum ripple current occurs at the maximum input voltage. The minimum inductance of the inductor is calculated as the following equation:

$$
\text { where } \quad V_{I N}=V_{\operatorname{IN}(\text { MAX })}
$$

## Output Diode Selection

The Schottky diode carries load current during the off-time. The average diode current is therefore dependent on the P-channel power MOSFET duty cycle. At high input voltages the diode conducts most of the time. As $\mathrm{V}_{\mathrm{IN}}$ approaches $\mathrm{V}_{\text {out }}$, the diode conducts only a small fraction of the time. The most stressful condition for the diode is when the output is short-circuited. Therefore, it is important to adequately specify the diode peak current and average power dissipation so as not to exceed the diode ratings.

Under normal load conditions, the average current conducted by the diode is:

$$
\text { ID }=\frac{\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}}{\mathrm{VIN}_{\text {IN }}+\mathrm{V}_{\mathrm{D}}} \cdot \text { IoUT }
$$

The APW7143 is equipped with whole protections to reduce the power dissipation during short-circuit condition. Therefore, the maximum power dissipation of the diode is calculated from the maximum output current as:

$$
\begin{aligned}
& P_{\text {DIODE(MAX })}=V_{D} \cdot I_{\mathrm{D}(\text { MAX })} \\
& \text { where } \mathrm{I}_{\text {OUT }}=\mathrm{I}_{\text {OUT(MAX }}
\end{aligned}
$$

Remember to keep leading length short and observing proper grounding to avoid ringing and increasing dissipation.

$$
\begin{aligned}
& \frac{\text { Vout } \cdot\left(\text { Vin }- \text { Vout }^{\prime}\right.}{500000 \cdot \mathrm{~L} \cdot \mathrm{~V}_{\text {IN }}} \leq 1.2 \\
& \mathrm{~L} \geq \frac{\text { Vout } \cdot(\text { Vin }- \text { Vout }}{600000 \cdot \mathrm{VIN}_{\text {IN }}}
\end{aligned}
$$

## Layout Consideration

In high power switching regulator, a correct layout is important to ensure proper operation of the regulator. In general, interconnecting impedance should be minimized by using short, wide printed circuit traces. Signal and power grounds are to be kept separate and finally combined using ground plane construction or single point grounding. Figure 2 illustrates the layout, with bold lines indicating high current paths. Components along the bold lines should be placed close together. Below is a checklist for your layout:

1. Begin the layout by placing the power components first. Orient the power circuitry to achieve a clean power flow path. If possible, make all the connections on one side of the PCB with wide, copper filled areas.
2. In Figure 2, the loops with same color bold lines conduct high slew rate current. These interconnecting impedances should be minimized by using wide and short printed circuit traces.
3. Keep the sensitive small signal nodes (FB, COMP) away from switching nodes (LX or others) on the PCB. Therefore, place the feedback divider and the feedback compensation network close to the IC to avoid switching noise. Connect the ground of feedback divider directly to the AGND pin of the IC using a dedicated ground trace.


Figure 2 Current Path Diagram
4. Place the decoupling ceramic capacitor C 1 near the VIN as close as possible. The bulk capacitors C5 are also placed near VIN. Use a wide power ground plane to connect the C1, C2, C5, and Schottky diode to provide a low impedance path between the components for large and high slew rate current.


Figure 3 Recommended Layout Diagram

## Package Information

SOP-8


VIEW A

| S$\mathbf{Y}$M$\mathbf{B}$$\mathbf{O}$$\mathbf{L}$ | SOP-8 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MILLIMETERS |  | INCHES |  |
|  | MIN. | MAX. | MIN. | MAX. |
| A |  | 1.75 |  | 0.069 |
| A1 | 0.10 | 0.25 | 0.004 | 0.010 |
| A2 | 1.25 |  | 0.049 |  |
| b | 0.31 | 0.51 | 0.012 | 0.020 |
| C | 0.17 | 0.25 | 0.007 | 0.010 |
| D | 4.80 | 5.00 | 0.189 | 0.197 |
| E | 5.80 | 6.20 | 0.228 | 0.244 |
| E1 | 3.80 | 4.00 | 0.150 | 0.157 |
| e | 1.27 BSC |  | 0.050 BSC |  |
| h | 0.25 | 0.50 | 0.010 | 0.020 |
| L | 0.40 | 1.27 | 0.016 | 0.050 |
| $\theta$ | $0^{\circ}$ | $8{ }^{\circ}$ | $0^{\circ}$ | $8{ }^{\circ}$ |

Note: 1. Follow JEDEC MS-012 AA.
2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.
3. Dimension "E" does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 10 mil per side.

## Carrier Tape \& Reel Dimensions



| Application | A | H | T1 | C | d | D | W | E1 | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SOP-8(P) | $330.0 \pm 2.00$ | 50 MIN. | $\begin{array}{r} 12.4+2.00 \\ -0.00 \end{array}$ | $\begin{array}{r} 13.0+0.50 \\ -0.20 \end{array}$ | 1.5 MIN. | 20.2 MIN. | $12.0 \pm 0.30$ | $1.75 \pm 0.10$ | $5.5 \pm 0.05$ |
|  | P0 | P1 | P2 | D0 | D1 | T | A0 | B0 | K0 |
|  | $4.0 \pm 0.10$ | $8.0 \pm 0.10$ | $2.0 \pm 0.05$ | $\begin{array}{r} 1.5+0.10 \\ -0.00 \end{array}$ | 1.5 MIN. | $\begin{array}{r} 0.6+0.00 \\ -0.40 \end{array}$ | $6.40 \pm 0.20$ | $5.20 \pm 0.20$ | $2.10 \pm 0.20$ |

(mm)

Devices Per Unit

| Package Type | Unit | Quantity |
| :---: | :---: | :---: |
| SOP-8 | Tape \& Reel | 2500 |

## Reflow Condition (IR/Convection or VPR Reflow)



## Reliability Test Program

| Test item | Method | Description |
| :--- | :--- | :--- |
| SOLDERABILITY | MIL-STD-883D-2003 | $245^{\circ} \mathrm{C}, 5 \mathrm{sec}$ |
| HOLT | MIL-STD-883D-1005.7 | $1000 \mathrm{Hrs} \mathrm{Bias} \mathrm{@125}^{\circ} \mathrm{C}$ |
| PCT | JESD-22-B, A102 | $168 \mathrm{Hrs}, 100 \% \mathrm{RH}, 121^{\circ} \mathrm{C}$ |
| TST | MIL-STD-883D-1011.9 | $-65^{\circ} \mathrm{C} \sim 150^{\circ} \mathrm{C}, 200 \mathrm{Cycles}$ |
| ESD | MIL-STD-883D-3015.7 | $\mathrm{VHBM}>2 \mathrm{KV}, \mathrm{VMM}>200 \mathrm{~V}$ |
| Latch-Up | JESD 78 | $10 \mathrm{~ms}, 1_{\mathrm{tr}}>100 \mathrm{~mA}$ |

## Classification Reflow Profiles

| Profile Feature | Sn-Pb Eutectic Assembly | Pb-Free Assembly |
| :---: | :---: | :---: |
| Average ramp-up rate ( $T_{L}$ to $T_{P}$ ) | $3^{\circ} \mathrm{C} /$ second max. | $3^{\circ} \mathrm{C} /$ second max. |
| Preheat <br> - Temperature Min (Tsmin) <br> - Temperature Max (Tsmax) <br> - Time (min to max) (ts) | $\begin{gathered} 100^{\circ} \mathrm{C} \\ 150^{\circ} \mathrm{C} \\ 60-120 \text { seconds } \end{gathered}$ | $\begin{gathered} 150^{\circ} \mathrm{C} \\ 200^{\circ} \mathrm{C} \\ 60-180 \text { seconds } \end{gathered}$ |
| Time maintained above: <br> - Temperature ( $\mathrm{T}_{\mathrm{L}}$ ) <br> - Time ( $\mathrm{t}_{\mathrm{L}}$ ) | $\begin{gathered} 183^{\circ} \mathrm{C} \\ 60-150 \text { seconds } \end{gathered}$ | $\begin{gathered} 217^{\circ} \mathrm{C} \\ 60-150 \text { seconds } \end{gathered}$ |
| Peak/Classification Temperature (Tp) | See table 1 | See table 2 |
| Time within $5^{\circ} \mathrm{C}$ of actual Peak Temperature (tp) | 10-30 seconds | 20-40 seconds |
| Ramp-down Rate | $6^{\circ} \mathrm{C} /$ second max. | $6^{\circ} \mathrm{C} /$ second max. |
| Time $25^{\circ} \mathrm{C}$ to Peak Temperature | 6 minutes max. | 8 minutes max. |

Notes: All temperatures refer to topside of the package. Measured on the body surface.

## Classification Reflow Profiles (Cont.)

Table 1. SnPb Eutectic Process - Package Peak Reflow Temperatures

| Package Thickness | Volume $\mathbf{~ m m}^{\mathbf{3}}$ <br> $<350$ | Volume $\mathbf{m m}^{\mathbf{3}}$ <br> $\geq \mathbf{3 5 0}$ |
| :---: | :---: | :---: |
| $<2.5 \mathrm{~mm}$ | $240+0 /-5^{\circ} \mathrm{C}$ | $225+0 /-5^{\circ} \mathrm{C}$ |
| $\geq 2.5 \mathrm{~mm}$ | $225+0 /-5^{\circ} \mathrm{C}$ | $225+0 /-5^{\circ} \mathrm{C}$ |

Table 2. Pb-free Process - Package Classification Reflow Temperatures

| Package Thickness | Volume $\mathbf{m m}^{\mathbf{3}}$ <br> $<\mathbf{3 5 0}$ | Volume $\mathbf{~ m m}^{\mathbf{3}}$ <br> $\mathbf{3 5 0 - 2 0 0 0}$ | Volume $\mathbf{m m}^{\mathbf{3}}$ <br> $>\mathbf{2 0 0 0}$ |
| :---: | :---: | :---: | :---: |
| $<1.6 \mathrm{~mm}$ | $260+0^{\circ} \mathrm{C}^{*}$ | $260+0^{\circ} \mathrm{C}^{*}$ | $260+0^{\circ} \mathrm{C}^{*}$ |
| $1.6 \mathrm{~mm}-2.5 \mathrm{~mm}$ | $260+0^{\circ} \mathrm{C}^{*}$ | $250+0^{\circ} \mathrm{C}^{*}$ | $245+0^{\circ} \mathrm{C}^{*}$ |
| $\geq 2.5 \mathrm{~mm}$ | $250+0^{\circ} \mathrm{C}^{*}$ | $245+0^{\circ} \mathrm{C}^{*}$ | $245+0^{\circ} \mathrm{C}^{*}$ |

*Tolerance: The device manufacturer/supplier shall assure process compatibility up to and including the stated classification temperature (this means Peak reflow temperature $+0^{\circ} \mathrm{C}$. For example $260^{\circ} \mathrm{C}+0^{\circ} \mathrm{C}$ ) at the rated MSL level.

## Customer Service

## Anpec Electronics Corp.

Head Office :
No.6, Dusing 1st Road, SBIP,
Hsin-Chu, Taiwan
Tel : 886-3-5642000
Fax : 886-3-5642050
Taipei Branch :
2F, No. 11, Lane 218, Sec 2 Jhongsing Rd.,
Sindian City, Taipei County 23146, Taiwan
Tel : 886-2-2910-3838
Fax: 886-2-2917-3838


[^0]:    ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

