

HB56D132BR-8/10/12

T-46-23-17

1,048,576-Word × 32-Bit High Density Dynamic RAM Module

DESCRIPTION

The HB56D132BR is a 1M × 32 dynamic RAM module, mounted 8 pieces of 4Mbit DRAM (HM514400JP) sealed in SOJ package. An outline of the HB56D132BR is 72-pin single in-line package. Therefore, the HB56D132BR makes high density mounting possible without surface mount technology. The HB56D132BR provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ.

FEATURES

- 72-Pin Single In-Line Package
 - Lead Pitch1.27mm
- Single 5V (± 5%) Supply
- High Speed
 - Access Time80/100/120ns (max.)
- Low Power Dissipation
 - Active Mode3.78/3.36/2.94W (max.)
 - Standby Mode84mW (max.)
- Fast Page Mode Capability
- 1,024 Refresh Cycle16ms
- 2 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
- TTL Compatible

ORDERING INFORMATION

Part No.	Access Time	Package
HB56D132BR-8	80ns	72-pin SIP Socket Type
HB56D132BR-10	100ns	
HB56D132BR-12	120ns	

PRESENCE DETECT PINOUT

Pin No.	Pin Name	HB56D132BR		
		80ns	100ns	120ns
67	PD ₁	V _{SS}	V _{SS}	V _{SS}
68	PD ₂	V _{SS}	V _{SS}	V _{SS}
69	PD ₃	NC	V _{SS}	NC
70	PD ₄	V _{SS}	V _{SS}	NC


PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₉	Refresh Address Input
DQ ₀ -DQ ₃₁	Data-In/Data-Out
CAS ₀ -CAS ₃	Column Address Strobe
RAS ₀ -RAS ₃	Row Address Strobe
$\overline{WE}$	Read/Write Enable
V _{CC}	Power Supply (+5V)
V _{SS}	Ground
PD ₁ -PD ₄	Presence Detect Pin
NC	Non-Connection



■ PIN OUT

T-46-23-17




Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V _{SS}	19	NC	37	NC	55	DQ ₁₁
2	DQ ₀	20	DQ ₄	38	NC	56	DQ ₂₇
3	DQ ₁₆	21	DQ ₂₀	39	V _{SS}	57	DQ ₁₂
4	DQ ₁	22	DQ ₅	40	CAS ₀	58	DQ ₂₈
5	DQ ₁₇	23	DQ ₂₁	41	CAS ₂	59	V _{CC}
6	DQ ₂	24	DQ ₆	42	CAS ₃	60	DQ ₂₉
7	DQ ₁₈	25	DQ ₂₂	43	CAS ₁	61	DQ ₁₃
8	DQ ₃	26	DQ ₇	44	RAS ₀	62	DQ ₃₀
9	DQ ₁₉	27	DQ ₂₃	45	NC	63	DQ ₁₄
10	V _{CC}	28	A ₇	46	NC	64	DQ ₃₁
11	NC	29	NC	47	WE	65	DQ ₁₅
12	A ₀	30	V _{CC}	48	NC	66	NC
13	A ₁	31	A ₈	49	DQ ₈	67	PD ₁
14	A ₂	32	A ₉	50	DQ ₂₄	68	PD ₂
15	A ₃	33	NC	51	DQ ₉	69	PD ₃
16	A ₄	34	RAS ₂	52	DQ ₂₅	70	PD ₄
17	A ₅	35	NC	53	DQ ₁₀	71	NC
18	A ₆	36	NC	54	DQ ₂₆	72	V _{SS}




HITACHI

■ BLOCK DIAGRAM

T-46-23-17




* D0-D7 : HM514400JP



■ PHYSICAL OUTLINE

T-46-23-17




80ns	100ns	120ns

Detail A

Note: The plating of the contact finger is gold.

Detail B



■ ABSOLUTE MAXIMUM RATINGS

T-46-23-17

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V_{SS}	(Input) V_{in}	-1.0 to +7.0	V
	(Output) V_{out}	-1.0 to +7.0	V
Supply Voltage Relative to V_{SS}	V_{CC}	-1.0 to +7.0	V
Short Circuit Output Current	I_{out}	50	mA
Power Dissipation	P_T	8	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T_{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_a = 0$ to +70°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Supply Voltage	V_{SS}	0	0	0	V	
	V_{CC}	4.75	5.0	5.25	V	1
Input High Voltage	V_{IH}	2.4	—	5.5	V	1
Input Low Voltage	V_{IL}	-1.0	—	0.8	V	1

NOTE: 1. All voltage referenced to V_{SS} .■ DC ELECTRICAL CHARACTERISTICS ($T_a = 0$ to +70°C, $V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$)

Parameter	Symbol	Test Condition	HB56D132BR-8		HB56D132BR-10		HB56D132BR-12		Unit	Note
			Min.	Max.	Min.	Max.	Min.	Max.		
Operating Current	I_{CC1}	$t_{RC} = \text{Min.}$	—	720	—	640	—	560	mA	1, 2
Standby Current	I_{CC2}	TTL Interface RAS, CAS = V_{IH} $D_{OUT} = \text{High-Z}$	—	16	—	16	—	16	mA	
		CMOS Interface RAS, CAS $\geq V_{CC} - 0.2V$ $D_{OUT} = \text{High-Z}$	—	8	—	8	—	8	mA	
RAS-Only Refresh Current	I_{CC3}	$t_{RC} = \text{Min.}$	—	720	—	640	—	560	mA	2
Standby Current	I_{CC5}	RAS = V_{IH} , CAS = V_{IL} $D_{OUT} = \text{Enable}$	—	40	—	40	—	40	mA	1
CAS-Before-RAS Refresh Current	I_{CC6}	$t_{RC} = \text{Min.}$	—	720	—	640	—	560	mA	
Page Mode Current	I_{CC7}	$t_{PC} = \text{Min.}$	—	720	—	640	—	560	mA	1, 3
Input Leakage Current	I_{LI}	$0V \leq V_{IN} \leq 7V$	-10	10	-10	10	-10	10	μA	
Output Leakage Current	I_{LO}	$0V \leq V_{OUT} \leq 7V$ $D_{OUT} = \text{Disable}$	-10	10	-10	10	-10	10	μA	
Output High Voltage	V_{OH}	High $I_{OUT} = -5 \text{ mA}$	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	
Output Low Voltage	V_{OL}	Low $I_{OUT} = 4.2 \text{ mA}$	0	0.4	0	0.4	0	0.4	V	

- NOTES: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max. is specified at the output open condition.
 2. Address can be changed less than three times while $\overline{\text{RAS}} = V_{IL}$.
 3. Address can be changed once or less while $\overline{\text{CAS}} = V_{IH}$.



HB56D312BR-8/10/12

■ CAPACITANCE ($T_a = 25^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$)

T-46-23-17

Parameter	Symbol	Typ.	Max.	Unit	Note
Input Capacitance (Address)	C_{I1}	—	68	pF	1
Input Capacitance ($\overline{WE}$)	C_{I2}	—	76	pF	1
Input Capacitance ($\overline{RAS}$)	C_{I3}	—	43	pF	1
Input Capacitance ($\overline{CAS}$)	C_{I4}	—	29	pF	1
Output Capacitance (DQ_0 – DQ_{31})	$C_{I/O}$	—	17	pF	1, 2

NOTES: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{CAS} = V_{IH}$ to disable D_{out} .

■ AC CHARACTERISTICS ($T_a = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$)(1), (2)

• Read, Write and Refresh Cycle (Common Parameters)

Parameter	Symbol	HB56D132BR-8		HB56D132BR-10		HB56D132BR-12		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Random Read or Write Cycle Time	t_{RC}	150	—	180	—	210	—	ns	
$\overline{RAS}$ Precharge Time	t_{RP}	60	—	70	—	80	—	ns	
$\overline{RAS}$ Pulse Width	t_{RAS}	80	10000	100	10000	120	10000	ns	
$\overline{CAS}$ Pulse Width	t_{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	12	—	15	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	20	—	20	—	25	—	ns	
$\overline{RAS}$ to $\overline{CAS}$ Delay Time	t_{RCD}	22	55	25	75	25	90	ns	8
$\overline{RAS}$ to Column Address Delay Time	t_{RAD}	17	40	20	55	20	65	ns	9
$\overline{RAS}$ Hold Time	t_{RSH}	25	—	25	—	30	—	ns	
$\overline{CAS}$ Hold Time	t_{CSH}	80	—	100	—	120	—	ns	
$\overline{CAS}$ to $\overline{RAS}$ Precharge Time	t_{CRP}	5	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	ms	15

■ Read Cycle

Parameter	Symbol	HB56D132BR-8		HB56D132BR-10		HB56D132BR-12		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Access Time From $\overline{RAS}$	t_{RAC}	—	80	—	100	—	120	ns	2, 3
Access Time From $\overline{CAS}$	t_{CAC}	—	25	—	25	—	30	ns	3, 4
Access Time From Address	t_{AA}	—	40	—	45	—	55	ns	3, 5
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{CAS}$	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{RAS}$	t_{RRH}	10	—	10	—	10	—	ns	
Column Address to $\overline{RAS}$ Lead Time	t_{RAL}	40	—	45	—	55	—	ns	
Output Buffer Turn-Off Time	t_{OFF}	0	20	0	25	0	30	ns	6



• Write Cycle

T-46-23-17

Parameter	Symbol	HB56D132BR-8		HB56D132BR-10		HB56D132BR-12		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	20	—	25	—	ns	
Write Command Pulse Width	t _{WP}	15	—	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	15	—	20	—	25	—	ns	11

• Refresh Cycle

Parameter	Symbol	HB56D132BR-8		HB56D132BR-10		HB56D132BR-12		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	20	—	20	—	25	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	ns	

• Fast Page Mode Cycle

Parameter	Symbol	HB56D132BR-8		HB56D132BR-10		HB56D132BR-12		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Fast Page Mode Cycle Time	t _{PC}	55	—	55	—	65	—	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	—	10	—	15	—	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	80	100000	100	100000	120	100000	ns	13
Access Time From CAS Precharge	t _{ACP}	—	50	—	50	—	60	ns	14
RAS Hold Time From CAS Precharge	t _{RHCP}	50	—	50	—	60	—	ns	

NOTES:

1. AC measurements assume $t_r = 5ns$.
2. Assumes that $t_{RCD} \leq t_{RCD}(max.)$ and $t_{RAD} \leq t_{RAD}(max.)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
3. Measured with a load circuit equivalent to 2 TTL loads and 100pF.
4. Assumes that $t_{RCD} \geq t_{RCD}(max.)$, $t_{RAD} \leq t_{RAD}(max.)$.
5. Assumes that $t_{RCD} \leq t_{RCD}(max.)$, $t_{RAD} \geq t_{RAD}(max.)$.
6. $t_{OFF}(max.)$ is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
7. $V_{IH}(min.)$ and $V_{IL}(max.)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Operation with the $t_{RCD}(max.)$ limit insures that $t_{RAC}(max.)$ can be met, $t_{RCD}(max.)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(max.)$ limit, then access time is controlled exclusively by t_{CAC} .
9. Operation with the $t_{RAD}(max.)$ limit insures that $t_{RAC}(max.)$ can be met, $t_{RAD}(max.)$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(max.)$ limit, then access time is controlled exclusively by t_{AA} .
10. Early write cycle only ($t_{WCS} \geq t_{WCS}(min.)$).
11. These parameters are referenced to CAS leading edge in an early write cycle.
12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS-only refresh).
13. t_{RASC} is determined by RAS pulse width in fast page mode cycles.
14. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACR} .
15. t_{REF} is determined by 1,024 refresh cycles.




HB56D132BR-8/10/12

■ TIMING WAVEFORM


• Read Cycle

T-46-23-17





• Early Write Cycle

T-46-23-17




• $\overline{\text{RAS}}$ Only Refresh Cycle

T-46-23-17


 $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle


HITACHI

T-46-23-17



T-46-23-17

