

KEY FEATURES

- **SMPTE 292M and SMPTE 259M-C compliant descrambling and NRZI → NRZ decoding (with bypass)**
- **DVB-ASI sync word detection and 8b/10b decoding**
- **auto-configuration for HD-SDI, SD-SDI and DVB-ASI**
- **dual serial digital input buffers with 2 x 1 mux**
- **integrated serial digital signal termination**
- **integrated reclocker**
- **automatic or manual rate selection / indication (HD/SD)**
- **descrambler bypass option**
- **adjustable loop bandwidth**
- **user selectable additional processing features including:**
 - **CRC, TRS, ANC data checksum, line number and EDH CRC error detection and correction**
 - **programmable ANC data detection**
 - **illegal code remapping**
- **internal flywheel for noise immune H, V, F extraction**
- **FIFO load Pulse**
- **20-bit / 10-bit CMOS parallel output data bus**
- **148.5MHz / 74.25MHz / 27MHz / 13.5MHz parallel digital output**
- **automatic standards detection and indication**
- **1.8V core power supply and 3.3V charge pump power supply**
- **3.3V digital I/O supply**
- **JTAG test interface**
- **small footprint compatible with GS1560A, GS1532, GS9060 and GS9062**

APPLICATIONS

- SMPTE 292M Serial Digital Interfaces
- SMPTE 259M-C Serial Digital Interfaces
- DVB-ASI Serial Digital Interfaces

DESCRIPTION

The GS1561 is a reclocking deserializer. When used in conjunction with the GS1524 Automatic Cable Equalizer and the GO1525 Voltage Controlled Oscillator, a receive solution can be realized for HD-SDI, SD-SDI and DVB-ASI applications.

In addition to reclocking and deserializing the input data stream, the GS1561 performs NRZI-to-NRZ decoding, descrambling as per SMPTE 292M/259M-C, and word alignment when operating in SMPTE mode. When operating in DVB-ASI mode, the device will word align the data to K28.5 sync characters and 8b/10b decode the received stream.


Two serial digital input buffers are provided with a 2x1 multiplexer to allow the device to select from one of two serial digital input signals.

The integrated reclocker features a very wide Input Jitter Tolerance of ± 0.3 UI (total 0.6 UI), a rapid asynchronous lock time, and full compliance with DVB-ASI data streams.

The GS1561 also includes a range of data processing functions such as error detection and correction, automatic standards detection, and EDH support. The device can also detect and extract SMPTE 325M payload identifier packets and independently identify the received video standard. This information is read from internal registers via the host interface port.

Line-based CRC errors, line number errors, TRS errors, EDH CRC errors and ancillary data checksum errors can all be detected. A single 'DATA_ERROR' pin is provided which is a logical 'OR'ing of all detectable errors. Individual error status is stored in internal 'ERROR_STATUS' registers.

Finally, the device can correct detected errors and insert new TRS ID words, line-based CRC words, ancillary data checksum words, EDH CRC words, and line numbers. Illegal code re-mapping is also available. All processing function may be individually enabled or disabled via host interface control.



GS1561 FUNCTIONAL BLOCK DIAGRAM


TABLE OF CONTENTS

1. PIN OUT	5
1.1 PIN ASSIGNMENT.....	5
1.2 PIN DESCRIPTIONS.....	6
2. ELECTRICAL CHARACTERISTICS	15
2.1 ABSOLUTE MAXIMUM RATINGS.....	15
2.2 DC ELECTRICAL CHARACTERISTICS.....	16
2.3 AC ELECTRICAL CHARACTERISTICS.....	17
2.4 INPUT/OUTPUT CIRCUITS	19
2.5 HOST INTERFACE MAP.....	20
3. DETAILED DESCRIPTION.....	23
3.1 FUNCTIONAL OVERVIEW	23
3.2 SERIAL DIGITAL INPUT	23
3.2.1 INPUT SIGNAL SELECTION	23
3.2.2 CARRIER DETECT INPUT.....	23
3.2.3 SINGLE INPUT CONFIGURATION	23
3.3 SERIAL DIGITAL RECLOCKER	23
3.3.1 EXTERNAL VCO.....	24
3.3.2 LOOP BANDWIDTH.....	24
3.4 SERIAL-TO-PARALLEL CONVERSION.....	24
3.5 MODES OF OPERATION	24
3.5.1 LOCK DETECT.....	24
3.5.2 MASTER MODE	25
3.5.3 SLAVE MODE.....	25
3.6 SMPTE FUNCTIONALITY	26
3.6.1 SMPTE DESCRAMBLING AND WORD ALIGNMENT	26
3.6.2 INTERNAL FLYWHEEL.....	26
3.6.3 SWITCH LINE LOCK HANDLING	26
3.6.4 HVF TIMING SIGNAL GENERATION.....	29
3.7 DVB-ASI FUNCTIONALITY.....	31
3.7.1 DVB-ASI 8B/10B DECODING AND WORD ALIGNMENT	31
3.7.2 STATUS SIGNAL OUTPUTS	31
3.8 DATA THROUGH MODE.....	31
3.9 ADDITIONAL PROCESSING FUNCTIONS.....	32
3.9.1 FIFO LOAD PULSE	32
3.9.2 ANCILLARY DATA DETECTION AND INDICATION.....	33
3.9.3 SMPTE 352M PAYLOAD IDENTIFIER	35
3.9.4 AUTOMATIC VIDEO STANDARD AND DATA FORMAT DETECTION.....	35
3.9.5 ERROR DETECTION AND INDICATION.....	38
3.9.6 ERROR CORRECTION AND INSERTION	42
3.9.7 EDH FLAG DETECTION.....	44
3.10 PARALLEL DATA OUTPUTS.....	46
3.10.1 PARALLEL DATA BUS BUFFERS	46
3.10.2 PARALLEL OUTPUT IN SMPTE MODE.....	46
3.10.3 PARALLEL OUTPUT IN DVB-ASI MODE	46
3.10.4 PARALLEL OUTPUT IN DATA-THROUGH MODE.....	46
3.10.5 PARALLEL OUTPUT CLOCK (PCLK)	47

3.11	GSPI HOST INTERFACE	48
3.11.1	COMMAND WORD DESCRIPTION.....	48
3.11.2	DATA READ AND WRITE TIMING	49
3.11.3	CONFIGURATION AND STATUS REGISTERS	49
3.12	JTAG	50
3.13	DEVICE POWER UP.....	50
3.14	DEVICE RESET	50
4.	APPLICATION REFERENCE DESIGN	51
4.1	TYPICAL APPLICATION CIRCUIT (PART A).....	51
4.2	TYPICAL APPLICATION CIRCUIT (PART B).....	52
5.	REFERENCES & RELEVANT STANDARDS	53
6.	PACKAGE & ORDERING INFORMATION.....	53
6.1	PACKAGE DIMENSIONS	53
6.2	ORDERING INFORMATION.....	54
7.	REVISION HISTORY	54

1. PIN OUT

1.1 PIN ASSIGNMENT



1.2 PIN DESCRIPTIONS

PIN NUMBER	NAME	TIMING	TYPE	DESCRIPTION
1	CP_VDD	-	Power	Power supply connection for the charge pump. Connect to +3.3V DC analog.
2	PDBUFF_GND	-	Power	Ground connection for the phase detector and serial digital input buffers. Connect to analog GND.
3	PD_VDD	-	Power	Power supply connection for the phase detector. Connect to +1.8V DC analog.
4	BUFF_VDD	-	Power	Power supply connection for the serial digital input buffers. Connect to +1.8V DC analog.
5	$\overline{CD1}$	Non Synchronous	Input	<p>STATUS SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible.</p> <p>Used to indicate the presence of a serial digital input signal. Normally generated by a Gennum automatic cable equalizer.</p> <p>When LOW, the serial digital input signal received at the DDI1 and $\overline{DDI1}$ pins is considered valid.</p> <p>When HIGH, the associated serial digital input signal is considered to be invalid. In this case, the LOCKED signal is set LOW and all parallel outputs are muted.</p>
6,8	DDI1, $\overline{DDI1}$	Analog	Input	Differential input pair for serial digital input 1.
7	TERM1	Analog	Input	Termination for serial digital input 1. AC couple to PDBUFF_GND.
9	DVB_ASI	Non Synchronous	Input / Output	<p>CONTROL SIGNAL INPUT / STATUS SIGNAL OUTPUT Signal levels are LVCMOS/LVTTL compatible.</p> <p>This pin will be an input set by the application layer in slave mode, and will be an output set by the device in master mode.</p> <p>Master Mode (MASTER/\overline{SLAVE} = HIGH) The DVB_ASI signal will be HIGH only when the device has locked to a DVB-ASI compliant data stream. It will be LOW otherwise.</p> <p>Slave Mode (MASTER/\overline{SLAVE} = LOW) When set HIGH in conjunction with SD/\overline{HD} = HIGH and $\overline{SMPTE_BYPASS}$ = LOW, the device will be configured to operate in DVB-ASI mode.</p> <p>When set LOW, the device will not support the decoding or word alignment of received DVB-ASI data.</p>
10	IP_SEL	Non Synchronous	Input	<p>CONTROL SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible.</p> <p>Used to select DDI1 / $\overline{DDI1}$ or DDI2 / $\overline{DDI2}$ as the serial digital input signal, and $\overline{CD1}$ or $\overline{CD2}$ as the carrier detect input signal.</p> <p>When set HIGH, DDI1 / $\overline{DDI1}$ is selected as the serial digital input and $\overline{CD1}$ is selected as the carrier detect input signal.</p> <p>When set LOW, DDI2 / $\overline{DDI2}$ serial digital input and $\overline{CD2}$ carrier detect input signal is selected.</p>

1.2 PIN DESCRIPTIONS (CONTINUED)

PIN NUMBER	NAME	TIMING	TYPE	DESCRIPTION
11	SD/ $\overline{\text{HD}}$	Non Synchronous	Input / Output	<p>CONTROL SIGNAL INPUT / STATUS SIGNAL OUTPUT Signal levels are LVCMOS/LVTTL compatible.</p> <p>This pin will be an input set by the application layer in slave mode, and will be an output set by the device in master mode.</p> <p>Master Mode (MASTER/$\overline{\text{SLAVE}}$ = HIGH) The SD/$\overline{\text{HD}}$ signal will be LOW whenever the received serial digital signal is 1.485Gb/s or 1.485/1.001Gb/s.</p> <p>The SD/$\overline{\text{HD}}$ signal will be HIGH whenever the received serial digital signal is 270Mb/s.</p> <p>Slave Mode (MASTER/$\overline{\text{SLAVE}}$ = LOW) When set LOW, the device will be configured for the reception of 1.485Gb/s or 1.485/1.001Gb/s signals only and will not lock to any other serial digital signal.</p> <p>When set HIGH, the device will be configured for the reception of 270Mb/s signals only and will not lock to any other serial digital signal.</p>
12	20bit/ $\overline{10\text{bit}}$	Non Synchronous	Input	<p>CONTROL SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible.</p> <p>Used to select the output data bus width in SMPTE or Data-Through modes. This signal is ignored in DVB-ASI mode.</p> <p>When set HIGH, the parallel output will be 20-bit demultiplexed data.</p> <p>When set LOW, the parallel outputs will be 10-bit multiplexed data.</p>
13	IOPROC_EN/ $\overline{\text{DIS}}$	Non Synchronous	Input	<p>CONTROL SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible.</p> <p>Used to enable or disable I/O processing features.</p> <p>When set HIGH, the following I/O processing features of the device are enabled:</p> <ul style="list-style-type: none"> • EDH CRC Error Correction (SD-only) • ANC Data Checksum Correction • Line-based CRC Error Correction (HD-only) • Line Number Error Correction (HD-only) • TRS Error Correction • Illegal Code Remapping <p>To enable a subset of these features, keep IOPROC_EN/$\overline{\text{DIS}}$ HIGH and disable the individual feature(s) in the IOPROC_DISABLE register accessible via the host interface.</p> <p>When set LOW, the I/O processing features of the device are disabled, regardless of whether the features are enabled in the IOPROC_DISABLE register.</p>
14	$\overline{\text{CD2}}$	Non Synchronous	Input	<p>STATUS SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible.</p> <p>Used to indicate the presence of a serial digital input signal. Normally generated by a Gennum automatic cable equalizer.</p> <p>When LOW, the serial digital input signal received at the DDI2 and $\overline{\text{DDI2}}$ pins is considered valid.</p> <p>When HIGH, the associated serial digital input signal is considered to be invalid. In this case, the LOCKED signal is set LOW and all parallel outputs are muted.</p>

1.2 PIN DESCRIPTIONS (CONTINUED)

PIN NUMBER	NAME	TIMING	TYPE	DESCRIPTION
15,17	DDI_2, $\overline{\text{DDI}}_2$	Analog	Input	Differential input pair for serial digital input 2.
16	TERM2	Analog	Input	Termination for serial digital input 2. AC couple to PDBUFF_GND.
18	$\overline{\text{SMPTE_BYPASS}}$	Non Synchronous	Input / Output	<p>CONTROL SIGNAL INPUT / STATUS SIGNAL OUTPUT Signal levels are LVCMOS/LVTTL compatible.</p> <p>This pin will be an input set by the application layer in slave mode, and will be an output set by the device in master mode.</p> <p>Master Mode ($\text{MASTER}/\overline{\text{SLAVE}} = \text{HIGH}$) The SMPTE_BYPASS signal will be HIGH only when the device has locked to a SMPTE compliant data stream. It will be LOW otherwise.</p> <p>Slave Mode ($\text{MASTER}/\overline{\text{SLAVE}} = \text{LOW}$) When set HIGH in conjunction with DVB_ASI = LOW, the device will be configured to operate in SMPTE mode. All I/O processing features may be enabled in this mode.</p> <p>When set LOW, the device will not support the descrambling, decoding or word alignment of received SMPTE data. No I/O processing features will be available.</p>
19–24	NC	-	-	No connect
25	$\overline{\text{RESET_TRST}}$	Non Synchronous	Input	<p>CONTROL SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible.</p> <p>Used to reset the internal operating conditions to default settings and to reset the JTAG test sequence.</p> <p>Host Mode ($\text{JTAG}/\overline{\text{HOST}} = \text{LOW}$) When asserted LOW, all functional blocks will be set to default conditions and all input and output signals become high impedance, including the serial digital outputs SDO and $\overline{\text{SDO}}$.</p> <p>Must be set HIGH for normal device operation.</p> <p>JTAG Test Mode ($\text{JTAG}/\overline{\text{HOST}} = \text{HIGH}$) When asserted LOW, all functional blocks will be set to default and the JTAG test sequence will be held in reset.</p> <p>When set HIGH, normal operation of the JTAG test sequence resumes.</p>
26	$\text{JTAG}/\overline{\text{HOST}}$	Non Synchronous	Input	<p>CONTROL SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible.</p> <p>Used to select JTAG Test Mode or Host Interface Mode.</p> <p>When set HIGH, $\overline{\text{CS_TMS}}$, SDOUT_TDO, SDI_TDI and SCLK_TCK are configured for JTAG boundary scan testing.</p> <p>When set LOW, $\overline{\text{CS_TMS}}$, SDOUT_TDO, SDI_TDI and SCLK_TCK are configured as GSPI pins for normal host interface operation.</p>
27	$\overline{\text{CS_TMS}}$	Synchronous with SCLK_TCK	Input	<p>CONTROL SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible.</p> <p>Chip Select / Test Mode Select</p> <p>Host Mode ($\text{JTAG}/\overline{\text{HOST}} = \text{LOW}$) $\overline{\text{CS_TMS}}$ operates as the host interface chip select, $\overline{\text{CS}}$, and is active LOW.</p> <p>JTAG Test Mode ($\text{JTAG}/\overline{\text{HOST}} = \text{HIGH}$) $\overline{\text{CS_TMS}}$ operates as the JTAG test mode select, TMS, and is active HIGH.</p>

1.2 PIN DESCRIPTIONS (CONTINUED)

PIN NUMBER	NAME	TIMING	TYPE	DESCRIPTION
28	SDOUT_TDO	Synchronous with SCLK_TCK	Output	<p>CONTROL SIGNAL OUTPUT Signal levels are LVCMOS/LVTTL compatible.</p> <p>Serial Data Output / Test Data Output Host Mode (JTAG/HOST = LOW)</p> <p>SDOUT_TDO operates as the host interface serial output, SDOOUT, used to read status and configuration information from the internal registers of the device.</p> <p>JTAG Test Mode (JTAG/HOST = HIGH) SDOUT_TDO operates as the JTAG test data output, TDO.</p>
29	SDIN_TDI	Synchronous with SCLK_TCK	Input	<p>CONTROL SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible.</p> <p>Serial Data In / Test Data Input</p> <p>Host Mode (JTAG/HOST = LOW) SDIN_TDI operates as the host interface serial input, SDIN, used to write address and configuration information to the internal registers of the device.</p> <p>JTAG Test Mode (JTAG/HOST = HIGH) SDIN_TDI operates as the JTAG test data input, TDI.</p>
30	SCLK_TCK	Non Synchronous	Input	<p>CONTROL SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible.</p> <p>Serial Data Clock / Test Clock.</p> <p>Host Mode (JTAG/HOST = LOW) SCLK_TCK operates as the host interface burst clock, SCLK. Command and data read/write words are clocked into the device synchronously with this clock.</p> <p>JTAG Test Mode (JTAG/HOST = HIGH) SCLK_TCK operates as the JTAG test clock, TCK.</p>
31	$\overline{\text{DATA_ERROR}}$	Synchronous with PCLK	Output	<p>STATUS SIGNAL OUTPUT Signal levels are LVCMOS/LVTTL compatible.</p> <p>The $\overline{\text{DATA_ERROR}}$ signal will be LOW when an error within the received data stream has been detected by the device. This pin is a logical 'OR'ing of all detectable errors listed in the internal ERROR_STATUS register.</p> <p>Once an error is detected, $\overline{\text{DATA_ERROR}}$ will remain LOW until the start of the next video frame / field, or until the ERROR_STATUS register is read via the host interface.</p> <p>The $\overline{\text{DATA_ERROR}}$ signal will be HIGH when the received data stream has been detected without error.</p> <p>NOTE: It is possible to program which error conditions are monitored by the device by setting appropriate bits of the ERROR_MASK register HIGH. All error conditions are detected by default.</p>
32	$\overline{\text{FIFO_LD}}$	Synchronous with PCLK	Output	<p>CONTROL SIGNAL OUTPUT Signal levels are LVCMOS/LVTTL compatible.</p> <p>Used as a control signal for external FIFO(s).</p> <p>Normally HIGH but will go LOW for one PCLK period at SAV.</p>
33, 68	CORE_GND	-	Power	Ground connection for the digital core logic. Connect to digital GND.

1.2 PIN DESCRIPTIONS (CONTINUED)

PIN NUMBER	NAME	TIMING	TYPE	DESCRIPTION
34	F	Synchronous with PCLK	Output	<p>STATUS SIGNAL OUTPUT Signal levels are LVCMOS/LVTTL compatible.</p> <p>Used to indicate the ODD / EVEN field of the video signal.</p> <p>The F signal will be HIGH for the entire period of field 2 as indicated by the F bit in the received TRS signals.</p> <p>The F signal will be LOW for all lines in field 1 and for all lines in progressive scan systems.</p>
35	V	Synchronous with PCLK	Output	<p>STATUS SIGNAL OUTPUT Signal levels are LVCMOS/LVTTL compatible.</p> <p>Used to indicate the portion of the video field / frame that is used for vertical blanking.</p> <p>The V signal will be HIGH for the entire vertical blanking period as indicated by the V bit in the received TRS signals.</p> <p>The V signal will be LOW for all lines outside of the vertical blanking interval.</p>
36	H	Synchronous with PCLK	Output	<p>STATUS SIGNAL OUTPUT Signal levels are LVCMOS/LVTTL compatible.</p> <p>Used to indicate the portion of the video line containing active video data. H signal timing is configurable via the H_CONFIG bit of the IOPROC_DISABLE register accessible via the host interface.</p> <p>Active Line Blanking (H_CONFIG = 0_h) The H signal will be HIGH for the entire horizontal blanking period, including the EAV and SAV TRS words, and LOW otherwise. This is the default setting.</p> <p>TRS Based Blanking (H_CONFIG = 1_h) The H signal will be HIGH for the entire horizontal blanking period as indicated by the H bit in the received TRS ID words, and LOW otherwise.</p>
37, 64	CORE_VDD	-	Power	Power supply connection for the digital core logic. Connect to +1.8V DC digital.

1.2 PIN DESCRIPTIONS (CONTINUED)

PIN NUMBER	NAME	TIMING	TYPE	DESCRIPTION	
38, 39, 42–48, 50	DOUT[0:9]	Synchronous with PCLK	Output	PARALLEL DATA BUS Signal levels are LVCMOS/LVTTL compatible. DOUT9 is the MSB and DOUT0 is the LSB.	
				HD 20-bit mode SD/H $\overline{\text{D}}$ = LOW 20bit/10bit = HIGH	Chroma data output in SMPTE mode SMPTE_BYPASS = HIGH DVB_ASI = LOW Data output in Data-Through mode SMPTE_BYPASS = LOW DVB_ASI = LOW
				HD 10-bit mode SD/H $\overline{\text{D}}$ = LOW 20bit/10 bit = LOW	Forced LOW in all modes.
				SD 20-bit mode SD/H $\overline{\text{D}}$ = HIGH 20bit/10bit = HIGH	Chroma data output in SMPTE mode SMPTE_BYPASS = HIGH DVB_ASI = LOW Data output in Data-Through mode SMPTE_BYPASS = LOW DVB_ASI = LOW Forced LOW in DVB-ASI mode SMPTE_BYPASS = LOW DVB_ASI = HIGH
				SD 10-bit mode SD/H $\overline{\text{D}}$ = HIGH 20bit/10bit = LOW	Forced LOW in all modes.
40, 49, 60	IO_GND	-	Power	Ground connection for digital I/O buffers. Connect to digital GND.	
41, 53, 61	IO_VDD	-	Power	Power supply connection for digital I/O buffers. Connect to +3.3V DC digital.	

1.2 PIN DESCRIPTIONS (CONTINUED)

PIN NUMBER	NAME	TIMING	TYPE	DESCRIPTION	
51, 52, 54–59, 62, 63	DOUT[19:10]	Synchronous with PCLK	Output	<p>PARALLEL DATA BUS Signal levels are LVCMOS/LVTTL compatible.</p> <p>DOUT19 is the MSB and DOUT10 is the LSB.</p>	
				<p>HD 20-bit mode SD/$\overline{\text{HD}}$ = LOW 20bit/10bit = HIGH</p>	<p>Luma data output in SMPTE mode SMPTE_BYPASS = HIGH DVB_ASI = LOW</p> <p>Data output in Data-Through mode SMPTE_BYPASS = LOW DVB_ASI = LOW</p>
				<p>HD 10-bit mode SD/$\overline{\text{HD}}$ = LOW 20bit/10bit = LOW</p>	<p>Multiplexed Luma and Chroma data output in SMPTE mode SMPTE_BYPASS = HIGH DVB_ASI = LOW</p> <p>Data output in Data-Through mode SMPTE_BYPASS = LOW DVB_ASI = LOW</p>
				<p>SD 20-bit mode SD/$\overline{\text{HD}}$ = HIGH 20bit/10bit = HIGH</p>	<p>Luma data output in SMPTE mode SMPTE_BYPASS = HIGH DVB_ASI = LOW</p> <p>Data output in Data-Through mode SMPTE_BYPASS = LOW DVB_ASI = LOW</p> <p>DVB-ASI data in DVB-ASI mode SMPTE_BYPASS = LOW DVB_ASI = HIGH</p>
				<p>SD 10-bit mode SD/$\overline{\text{HD}}$ = HIGH 20bit/10bit = LOW</p>	<p>Multiplexed Luma and Chroma data output in SMPTE mode SMPTE_BYPASS = HIGH DVB_ASI = LOW</p> <p>Data input in data through mode SMPTE_BYPASS = LOW DVB_ASI = LOW</p> <p>DVB-ASI data in DVB-ASI mode SMPTE_BYPASS = LOW DVB_ASI = HIGH</p>
65	YANC	Synchronous with PCLK	Output	<p>STATUS SIGNAL OUTPUT Signal levels are LVCMOS/LVTTL compatible.</p> <p>Used to indicate the presence of ancillary data in the video stream.</p> <p>HD Mode (SD/$\overline{\text{HD}}$ = LOW) The YANC signal will be HIGH when the device has detected VANC or HANC data in the luma video stream and LOW otherwise.</p> <p>SD Mode (SD/$\overline{\text{HD}}$ = LOW) For 20-bit demultiplexed data (20bit/10bit = HIGH), the YANC signal will be HIGH when VANC or HANC data is detected in the luma video stream and LOW otherwise.</p> <p>For 10-bit multiplexed data (20bit/10bit = LOW), the YANC signal will be HIGH when VANC or HANC data is detected anywhere in the data stream and LOW otherwise.</p>	

1.2 PIN DESCRIPTIONS (CONTINUED)

PIN NUMBER	NAME	TIMING	TYPE	DESCRIPTION	
66	CANC	Synchronous with PCLK	Output	<p>STATUS SIGNAL OUTPUT Signal levels are LVCMOS/LVTTL compatible.</p> <p>Used to indicate the presence of ancillary data in the video stream.</p> <p>HD Mode ($\overline{SD/HD} = \text{LOW}$) The CANC signal will be HIGH when the device has detected VANC or HANC data in the chroma video stream and LOW otherwise.</p> <p>SD Mode ($\overline{SD/HD} = \text{LOW}$) For 20-bit demultiplexed data ($20\text{bit}/10\text{bit} = \text{HIGH}$), the CANC signal will be HIGH when VANC or HANC data is detected in the chroma video stream and LOW otherwise.</p> <p>For 10-bit multiplexed data ($20\text{bit}/10\text{bit} = \text{LOW}$), the CANC signal will be HIGH when VANC or HANC data is detected anywhere in the data stream and LOW otherwise.</p>	
67	FW_EN/ $\overline{\text{DIS}}$	Non Synchronous	Input	<p>CONTROL SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible.</p> <p>Used to enable or disable the noise immune flywheel of the device.</p> <p>When set HIGH, the internal flywheel is enabled. This flywheel is used in the extraction and generation of TRS timing signals, in automatic video standards detection, and in manual switch line lock handling.</p> <p>When set LOW, the internal flywheel is disabled and TRS correction and insertion is unavailable.</p>	
69	PCLK	-	Output	<p>PARALLEL DATA BUS CLOCK Signal levels are LVCMOS/LVTTL compatible.</p>	
				HD 20-bit mode	PCLK = 74.25MHz or 74.25/1.001MHz
				HD 10-bit mode	PCLK = 148.5MHz or 148.5/1.001MHz
				SD 20-bit mode	PCLK = 13.5MHz
SD 10-bit mode	PCLK = 27MHz				
70	RSV	-	-	Connect to CORE_VDD through 2.2K Ω .	
71	MASTER/ $\overline{\text{SLAVE}}$	Non Synchronous	Input	<p>CONTROL SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible.</p> <p>Used to determine the input / output selection for the DVB_ASI, $\overline{SD/HD}$, and $\overline{\text{SMPTE_BYPASS}}$ pins.</p> <p>When set HIGH, the GS1561 is set to operate in master mode where DVB_ASI, $\overline{SD/HD}$, and $\overline{\text{SMPTE_BYPASS}}$ become status signal output pins set by the device. In this mode, the GS1561 will automatically detect, reclock, deserialize and process SD SMPTE, HD SMPTE, or DVB-ASI input data.</p> <p>When set LOW, the GS1561 is set to operate in slave mode where DVB_ASI, $\overline{SD/HD}$, and $\overline{\text{SMPTE_BYPASS}}$ become control signal input pins. In this mode, the application layer must set these external device pins for the correct reception of either SMPTE or DVB-ASI data. Slave mode also supports the reclocking and deserializing of data not conforming to SMPTE or DVB-ASI streams.</p>	

1.2 PIN DESCRIPTIONS (CONTINUED)

PIN NUMBER	NAME	TIMING	TYPE	DESCRIPTION
72	LOCKED	Synchronous with PCLK	Output	<p>STATUS SIGNAL OUTPUT Signal levels are LVCMOS / LVTTTL compatible.</p> <p>The LOCKED signal will be HIGH whenever the device has correctly received and locked to SMPTE compliant data in SMPTE mode or DVB-ASI compliant data in DVB-ASI mode, or when the reclocker has achieved lock in Data-Through mode.</p> <p>It will be LOW otherwise.</p>
73, 74	VCO, $\overline{\text{VCO}}$	Analog	Input	<p>Differential inputs for the external VCO reference signal. For single ended devices such as the GO1525, $\overline{\text{VCO}}$ should be AC coupled to VCO_GND.</p> <p>VCO is nominally 1.485GHz.</p>
75	VCO_GND	-	Output Power	<p>Ground reference for the external voltage controlled oscillator. Connect to pins 2, 4, 6, and 8 of the GO1525. This pin is an output.</p> <p>Should be isolated from all other grounds.</p>
76	VCO_VCC	-	Output Power	<p>Power supply for the external voltage controlled oscillator. Connect to pin 5 of the GO1525. This pin is an output.</p> <p>Should be isolated from all other power supplies.</p>
77	LF	Analog	Output	Control voltage to external voltage controlled oscillator. Nominally +1.25V DC.
78	CP_CAP	Analog	Input	PLL lock time constant capacitor connection. Normally connected to VCO_GND through 2.2nF.
79	LB_CONT	Analog	Input	Control voltage to set the loop bandwidth of the integrated reclocker. Normally connected to VCO_GND through 40k Ω .
80	CP_GND	-	Power	Ground connection for the charge pump. Connect to analog GND.

2. ELECTRICAL CHARACTERISTICS

2.1 ABSOLUTE MAXIMUM RATINGS

PARAMETER	VALUE/UNITS
Supply Voltage Core	-0.3V to +2.1V
Supply Voltage I/O	-0.3V to +4.6V
Input Voltage Range (any input)	-2.0V to + 5.25V
Ambient Operating Temperature	$-20^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$
Storage Temperature	$-40^{\circ}\text{C} \leq T_{\text{STG}} \leq 125^{\circ}\text{C}$
Lead Temperature (soldering, 10 sec)	230°C

NOTES:

1. See reflow solder profile




Figure 1 Reflow Solder Profile

2.2 DC ELECTRICAL CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C , unless otherwise specified.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	TEST LEVEL	NOTES
SYSTEM								
Operation Temperature Range	T_A		0	-	70	$^\circ\text{C}$	-	1
Function Temperature Range			-25	-	85	$^\circ\text{C}$	-	2
Digital Core Supply Voltage	CORE_VDD		1.65	1.8	1.95	V	1	1
Digital I/O Supply Voltage	IO_VDD		3.0	3.3	3.6	V		
Charge Pump Supply Voltage	CP_VDD		3.0	3.3	3.6	V		
Phase Detector Supply Voltage	PD_VDD		1.65	1.8	1.95	V		
Input Buffer Supply Voltage	BUFF_VDD		1.65	1.8	1.95	V		
External VCO Supply Voltage Output	VCO_VCC		2.25	2.50	2.75	V	1	-
+1.8V Supply Current	I_{1V8}		-	-	200	mA	7	-
+3.3V Supply Current	I_{3V3}		-	-	55	mA	7	-
Total Device Power	P_D		-	-	545	mW	7	-
ESD Protection on all Pins	-		1	-	-	kV	-	3
DIGITAL I/O								
Input Logic LOW	V_{IL}		-	-	0.8	V	1	-
Input Logic HIGH	V_{IH}		2.1	-	-	V	1	-
Output Logic LOW	V_{OL}		-	0.2	0.4	V	1	-
Output Logic HIGH	V_{OH}		IO_VDD - 0.4	-	-	V	1	-
INPUT								
Input Common Mode Voltage	V_{CMIN}		-	1.45	-	V	6	4

TEST LEVELS

1. Production test at room temperature and nominal supply voltage with guardbands for supply and temperature ranges.
2. Production test at room temperature and nominal supply voltage with guardbands for supply and temperature ranges using correlated test.
3. Production test at room temperature and nominal supply voltage.
4. QA sample test.
5. Calculated result based on Level 1, 2, or 3.
6. Not tested. Guaranteed by design simulations.
7. Not tested. Based on characterization of nominal parts.
8. Not tested. Based on existing design/characterization data of similar product.
9. Indirect test.

NOTES

1. All DC and AC electrical parameters within specification.
2. Guaranteed functional.
3. MIL STD 883 ESD protection will be applied to all pins on the device.
4. Input common mode is set by internal biasing resistors.

2.3 AC ELECTRICAL CHARACTERISTICS

T_A = 0°C to 70°C, unless otherwise shown

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	TEST LEVEL	NOTES
SYSTEM								
Serial Digital Input Jitter Tolerance	IJT	Nominal loop bandwidth	0.6	-	-	UI	1	1
Master Mode Asynchronous Lock Time		No data to HD	-	-	468	us	6,7	2
		HD to SD	-	-	260			
		HD to DVB-ASI	-	-	135			
		No data to SD	-	-	340			
		SD to HD	-	-	256			
		SD to DVB-ASI	-	-	173			
		No data to DVB-ASI	-	-	65			
		DVB-ASI to SD	-	-	227			
Slave Mode Asynchronous Lock Time		No data to HD	-	-	240	us	6,7	2
		No data to SD	-	-	197			
		No data to DVB-ASI	-	-	68			
Device Latency		10-bit SD	-	21	-	PCLK	6	-
		20-bit HD	-	21	-	PCLK	6	-
		DVB-ASI	-	11	-	PCLK	6	-
Reset Pulse Width	t _{reset}		1	-	-	ms	7	3
SERIAL DIGITAL DIFFERENTIAL INPUT								
Serial Input Data Rate	DR _{DDI}		-	1.485, 1.485/1.001, 270	-	Gb/s Gb/s Mb/s	1	-
Serial Digital Input Signal Swing	ΔV _{DDI}	Differential with internal 100Ω input termination	200	600	1000	mV _{p-p}	1	-
PARALLEL OUTPUT								
Parallel Clock Frequency	f _{PCLK}		13.5	-	148.5	MHz	1	
Parallel Clock Duty Cycle	DC _{PCLK}		40	50	60	%	1	
Output Data Hold Time	t _{OH}	20-bit HD	1.0	-	-	ns	1	3
		10-bit SD	19.5	-	-	ns		
Output Data Delay Time	t _{OD}	20-bit HD	-	-	4.5	ns	1	3
		10-bit SD	-	-	22.8	ns		
Output Data Rise/Fall Time	t _r /t _f		-	-	1.5	ns	3	3

2.3 AC ELECTRICAL CHARACTERISTICS (CONTINUED)

T_A = 0°C to 70°C, unless otherwise shown

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	TEST LEVEL	NOTES
GSPI								
GSPI Input Clock Frequency	f _{SCLK}		-	-	6.6	MHz	1	-
GSPI Input Clock Duty Cycle	DC _{SCLK}		40	50	60	%	3	-
GSPI Input Data Setup Time			0	-	-	ns	3	-
GSPI Input Data Hold Time			-	-	1.43	ns	3	-
GSPI Output Data Hold Time			2.10	-	-	ns	3	-
GSPI Output Data Delay Time			-	-	7.27	ns	3	-

TEST LEVELS

1. Production test at room temperature and nominal supply voltage with guardbands for supply and temperature ranges.
2. Production test at room temperature and nominal supply voltage with guardbands for supply and temperature ranges using correlated test.
3. Production test at room temperature and nominal supply voltage.
4. QA sample test.
5. Calculated result based on Level 1, 2, or 3.
6. Not tested. Guaranteed by design simulations.
7. Not tested. Based on characterization of nominal parts.
8. Not tested. Based on existing design/characterization data of similar product.
9. Indirect test.

NOTES

1. 6MHz sinewave modulation.
2. HD = 1080i, SD = 525i
3. See Section 3.13, Figure 20.

2.4 INPUT/OUTPUT CIRCUITS

All resistors in ohms, all capacitors in farads, unless otherwise shown.




Figure 2 Serial Digital Input




Figure 4 PLL Loop Bandwidth Control




Figure 3 VCO Input




Figure 5 VCO Control Output & PLL Lock Time Capacitor

2.5 HOST INTERFACE MAP

REGISTER NAME	ADDRESS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ERROR_MASK	026h	Not Used	LOCK_ERR_MASK	FF_CRC_ERR_MASK	AP_CRC_ERR_MASK	LOCK_ERR_MASK	CCS_ERR_MASK	YCS_ERR_MASK	CCRC_ERR_MASK	YCRC_ERR_MASK	LNUM_ERR_MASK	SAV_ERR_MASK	EAV_ERR_MASK				
FF_LINE_END_F1	025h	Not Used	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0					
FF_LINE_START_F1	024h	Not Used	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0					
FF_LINE_END_F0	023h	Not Used	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0					
FF_LINE_START_F0	022h	Not Used	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0					
AP_LINE_END_F1	021h	Not Used	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0					
AP_LINE_START_F1	020h	Not Used	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0					
AP_LINE_END_F0	019h	Not Used	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0					
AP_LINE_START_F0	018h	Not Used	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0					
RASTER_STRUCTURE4	017h	Not Used	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0					
RASTER_STRUCTURE3	016h	Not Used	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0				
RASTER_STRUCTURE2	015h	Not Used	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0				
RASTER_STRUCTURE1	014h	Not Used	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0				
RASTER_STRUCTURE0	013h	Not Used	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0				
VIDEO_FORMAT_OUT_B	013h	VFO4-b7	VFO4-b6	VFO4-b5	VFO4-b4	VFO4-b3	VFO4-b2	VFO4-b1	VFO4-b0	VFO3-b7	VFO3-b6	VFO3-b5	VFO3-b4	VFO3-b3	VFO3-b2	VFO3-b1	VFO3-b0
VIDEO_FORMAT_OUT_A	012h	VFO2-b7	VFO2-b6	VFO2-b5	VFO2-b4	VFO2-b3	VFO2-b2	VFO2-b1	VFO2-b0	VFO1-b7	VFO1-b6	VFO1-b5	VFO1-b4	VFO1-b3	VFO1-b2	VFO1-b1	VFO1-b0
	011h																
	010h																
ANC_TYPE5	009h	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
ANC_TYPE4	008h	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
ANC_TYPE3	007h	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
ANC_TYPE2	006h	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
ANC_TYPE1	005h	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
VIDEO_STANDARD	004h	Not Used	VDS-b4	VDS-b3	VDS-b2	VDS-b1	VDS-b0	INT_PROG	STD_LOCK	CDF-b3	CDF-b2	CDF-b1	CDF-b0	YDF-b3	YDF-b2	YDF-b1	YDF-b0
EDH_FLAG	003h	Not Used	ANC-UES	ANC-IDA	ANC-IDH	ANC-EDA	ANC-EDH	FF-UES	FF-IDA	FF-IDH	FF-EDA	FF-EDH	AP-UES	AP-IDA	AP-IDH	AP-EDA	AP-EDH
	002h																
ERROR_STATUS	001h	Not Used	VD_STD_ERR	FF_CRC_ERR	AP_CRC_ERR	LOCK_ERR	CCS_ERR	YCS_ERR	CCRC_ERR	YCRC_ERR	LNUM_ERR	SAV_ERR	EAV_ERR				
IOPROC_DISABLE	000h	Not Used	Not Used	H_CONFI_G	Not Used	Not Used	ILLEGAL_REMAP	EDH_CRC_INS	ANC_CSUM_INS	CRC_INS	LNUM_INS	TRF_INS					

2.5.1 Host Interface Map (R/W Only Registers)

REGISTER NAME	ADDRESS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ERROR_MASK	028h						VD_STD_ERR_MASK	FF_CRC_ERR_MASK	AP_CRC_ERR_MASK	LOCK_ERR_MASK	CCS_ERR_MASK	YCS_ERR_MASK	CCRC_ERR_MASK	YCRC_ERR_MASK	LNUM_ERL_MASK	SAV_ERR_MASK	EAV_ERR_MASK
FF_LINE_END_F1	025h							b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
FF_LINE_START_F1	024h							b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
FF_LINE_END_F0	023h							b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
FF_LINE_START_F0	022h							b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
AP_LINE_END_F1	021h							b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
AP_LINE_START_F1	020h							b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
AP_LINE_END_F0	019h							b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
AP_LINE_START_F0	018h							b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	017h																
	016h																
	015h																
	014h																
	013h																
	012h																
	011h																
	010h																
ANC_TYPE5	009h	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
ANC_TYPE4	008h	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
ANC_TYPE3	007h	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
ANC_TYPE2	006h	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
ANC_TYPE1	005h	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	004h																
	003h																
	002h																
	001h																
IOPROC_DISABLE	000h								H_CONFI_G			ILLEGAL_REMAP	EDH_CRC_INS	ANC_CSUM_INS	CRC_INS	LNUM_INS	TRF_INS

2.5.2 Host Interface Map (Read Only Registers)

REGISTER NAME	ADDRESS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	026h																
	025h																
	024h																
	023h																
	022h																
	021h																
	020h																
	019h																
	018h																
RASTER_STRUCTURE4	017h						b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
RASTER_STRUCTURE3	016h						b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
RASTER_STRUCTURE2	015h					b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
RASTER_STRUCTURE1	014h					b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
VIDEO_FORMAT_OUT_B	013h	VFO4-b7	VFO4-b6	VFO4-b5	VFO4-b4	VFO4-b3	VFO4-b2	VFO4-b1	VFO4-b0	VFO3-b7	VFO3-b6	VFO3-b5	VFO3-b4	VFO3-b3	VFO3-b2	VFO3-b1	VFO3-b0
VIDEO_FORMAT_OUT_A	012h	VFO2-b7	VFO2-b6	VFO2-b5	VFO2-b4	VFO2-b3	VFO2-b2	VFO2-b1	VFO2-b0	VFO1-b7	VFO1-b6	VFO1-b5	VFO1-b4	VFO1-b3	VFO1-b2	VFO1-b1	VFO1-b0
	011h																
	010h																
	009h																
	008h																
	007h																
	006h																
	005h																
VIDEO_STANDARD	004h		VDS-b4	VDS-b3	VDS-b2	VDS-b1	VDS-b0	INT_PROG	STD_LOCK	ODF-b3	ODF-b2	ODF-b1	ODF-b0	YDF-b3	YDF-b2	YDF-b1	YDF-b0
EDF_FLAG	003h		ANC-UES	ANC-IDA	ANC-IDH	ANC-EDA	ANC-EDH	FF-UES	FF-IDA	FF-IDH	FF-EDA	FF-EDH	AP-UES	AP-IDA	AP-IDH	AP-EDA	AP-EDH
ERROR_STATUS	002h						VD_STD_ERR	FF_CRC_ERR	AP_CRC_ERR	LOCK_ERR	CCS_ERR	YCS_ERR	CCRC_ERR	YCRC_ERR	LNUM_ERR	SAV_ERR	EAV_ERR
	001h																
	000h																

3. DETAILED DESCRIPTION

3.1 FUNCTIONAL OVERVIEW

The GS1561 is a multi-rate reclocking deserializer. When used in conjunction with the multi-rate GS1524 Adaptive Cable Equalizer and the external GO1525 Voltage Controlled Oscillator, a receive solution at 1.485Gb/s, 1.485/1.001Gb/s or 270Mb/s is realized.

The device has two basic modes of operation which determine precisely how SMPTE or DVB-ASI compliant input data streams are reclocked and processed.

In master mode, ($\overline{\text{MASTER/SLAVE}} = \text{HIGH}$), the GS1561 will automatically detect, reclock, deserialize and process SD SMPTE 259M-C, HD SMPTE 292M, or DVB-ASI input data.

In slave mode, ($\overline{\text{MASTER/SLAVE}} = \text{LOW}$), the application layer must set external device pins for the correct reception of either SMPTE or DVB-ASI data. Slave mode also supports the reclocking and deserializing of data not conforming to SMPTE or DVB-ASI streams.

In the digital signal processing core, several data processing functions are implemented including error detection and correction and automatic video standards detection. These features are all enabled by default, but may be individually disabled via internal registers accessible through the GSPI host interface.

Finally, the GS1561 contains a JTAG interface for boundary scan test implementations.

3.2 SERIAL DIGITAL INPUT

The GS1561 contains two current mode differential serial digital input buffers, allowing the device to be connected to two SMPTE 259M-C or 292M compliant input signals.

Both input buffers have internal 50Ω termination resistors which are connected to ground via the TERM1 and TERM2 pins. The input common mode level is set by internal biasing resistors such that the serial digital input signals must be AC coupled into the device. Gennum recommends using a capacitor value of 4.7uF to accommodate pathological signals.

The input buffers use a separate power supply of +1.8V DC supplied via the BUFF_VDD and PDBUFF_GND pins.

3.2.1 Input Signal Selection

A 2x1 input multiplexer is provided to allow the application layer to select between the two serial digital input streams using a single external pin. When IP_SEL is set HIGH, serial digital input 1 ($\overline{\text{DDI1}} / \overline{\text{DDI1}}$) is selected as the input to the GS1561's reclocker stage. When IP_SEL is set LOW, serial digital input 2 ($\overline{\text{DDI2}} / \overline{\text{DDI2}}$) is selected.

3.2.2 Carrier Detect Input

For each of the differential inputs, an associated carrier detect input signal is included, ($\overline{\text{CD1}}$ and $\overline{\text{CD2}}$). These signals are generated by Gennum's family of automatic cable equalizers.

When LOW, $\overline{\text{CDx}}$ indicates that a valid serial digital data stream is being delivered to the GS1561 by the equalizer. When HIGH, the serial digital input to the device should be considered invalid. If no equalizer precedes the device, the application layer should set $\overline{\text{CD1}}$ and $\overline{\text{CD2}}$ accordingly.

NOTE: If the GS1524 Automatic Cable Equalizer is used, the MUTE/ $\overline{\text{CD}}$ output signal from that device must be translated to TTL levels before passing to the GS1561 $\overline{\text{CDx}}$ inputs. See Section 4.1 for a recommended transistor network that will set the correct voltage levels.

A 2x1 input multiplexer is also provided for these signals. The internal carrier_detect signal is determined by the setting of the IP_SEL pin and is used by the lock detect block of the GS1561 to determine the lock status of the device, (see Section 3.5.1).

3.2.3 Single Input Configuration

If the application requires a single differential input, the second set of inputs may be left unconnected. Tie the associated carrier detect pin HIGH, and leave termination pin unconnected.

3.3 SERIAL DIGITAL RECLOCKER

The output of the 2x1 serial digital input multiplexer passes to the GS1561's internal reclocker stage. The function of this block is to lock to the input data stream, extract a clean clock, and retiming the serial digital data to remove high frequency jitter.

The reclocker was designed with a 'hexabang' phase and frequency detector. That is, the PFD used can identify six 'degrees' of phase / frequency misalignment between the input data stream and the clock signal provided by the VCO, and correspondingly signal the charge pump to produce six different control voltages. This results in fast and accurate locking of the PLL to the data stream.

In master mode, the operating center frequency of the reclocker is toggled between 270Mb/s and 1.485Gb/s by the lock detect block, (see Section 3.5.1). In slave mode, however, the center frequency is determined entirely by the SD/ $\overline{\text{HD}}$ input control signal set by the application layer.

If lock is achieved, the reclocker provides an internal pll_lock signal to the lock detect block of the device.

3.3.1 External VCO

The GS1561 requires the external GO1525 Voltage Controlled Oscillator as part of the reclocker's phase-locked loop. This external VCO implementation was chosen to ensure high quality reclocking.

Power for the external VCO is generated entirely by the GS1561 from an integrated voltage regulator. The internal regulator uses +3.3V DC supplied via the CP_VDD / CP_GND pins to provide +2.5V DC on the VCO_VCC / VCO_GND pins.

The control voltage to the VCO is output from the GS1561 on the LF pin and requires 4.7k Ω pull-up and pull-down resistors to ensure correct operation.

The GO1525 produces a 1.485GHz reference signal for the reclocker, input on the VCO pin of the GS1561. Both LF and VCO signals should be referenced to the supplied VCO_GND as shown in the recommended application circuit of Section 4.1.

3.3.2 Loop Bandwidth

The loop bandwidth of the integrated reclocker is nominally 1.4MHz, but may be increased or decreased via the LB_CONT pin. It is recommended that this pin be connected to VCO_GND through 39.2k Ω to maximize the input jitter tolerance of the device.

3.4 SERIAL-TO-PARALLEL CONVERSION

The retimed data and phase-locked clock signals from the reclocker are fed to the serial-to-parallel converter. The function of this block is to extract 10-bit or 20-bit parallel data words from the reclocked serial data stream and present them to the SMPTE and DVB-ASI word alignment blocks simultaneously.

3.5 MODES OF OPERATION

The GS1561 has two basic modes of operation which determine how the lock detect block controls the integrated reclocker. Master mode is enabled when the application layer sets the MASTER/ $\overline{\text{SLAVE}}$ pin HIGH, and slave mode is enabled when MASTER/ $\overline{\text{SLAVE}}$ is set LOW.

3.5.1 Lock Detect

The lock detect block controls the center frequency of the integrated reclocker to ensure lock to the received serial digital data stream is achieved, and indicates via the LOCKED output pin that the device has detected the appropriate sync words.

Lock detection is a continuous process, which begins at device power up or after a system reset, and continues until the device is powered down or held in reset.

The lock detection algorithm first determines if a valid serial digital input signal has been presented to the device by sampling the internal carrier_detect signal. As described in Section 3.2.2, this signal will be LOW when a good serial digital input signal has been detected.

If the carrier_detect signal is HIGH, the serial data into the device is considered invalid, and the VCO frequency will be set to the center of the pull range. The LOCKED pin will be LOW and all outputs of the device except for the PCLK output will be muted. Instead, the PCLK output frequency will operate within +/-3% of the rates shown in Table 15 of Section 3.10.5.

NOTE: When the device is operating in DVB-ASI Slave mode only, the parallel outputs will not mute when the carrier_detect signal is HIGH. The LOCKED signal will function normally.

If a valid input signal has been detected, and the device is in master mode, the lock algorithm will enter a hunt phase where four attempts are made to detect the presence of either SMPTE TRS sync words or DVB-ASI sync words. At each attempt, the center frequency of the reclocker will be toggled between 270Mb/s and 1.485Gb/s.

Assuming that a valid SMPTE or DVB-ASI signal has been applied to the device, asynchronous lock times will be as listed in AC Characteristics, (see Section 2.3).

In slave mode, the application layer fixes the center frequency of the reclocker such that the lock algorithm will attempt to lock within the single data rate determined by the setting of the SD/ $\overline{\text{HD}}$ pin. Asynchronous lock times are also listed in the AC Characteristics, (see Section 2.3).

NOTE: The PCLK output will continue to operate during the lock detection process. The frequency may toggle between 148MHz and 27MHz when the 20bit/ $\overline{10\text{bit}}$ pin is set LOW, or between 74MHz and 13.5MHz when 20bit/ $\overline{10\text{bit}}$ is set HIGH.

For SMPTE and DVB-ASI inputs, the lock detect block will only assert the LOCKED output signal HIGH if (1) the reclocker has locked to the input data stream as indicated by the internal pll_lock signal, and (2) TRS or DVB-ASI sync words have been correctly identified.

If after four attempts lock has not been achieved, the lock detection algorithm will enter into PLL lock mode. In this mode, the reclocker will attempt to lock to the input data stream without detecting SMPTE TRS or DVB-ASI sync words. This unassisted process can take up to 10ms to achieve lock.

When reclocker lock as indicated by the internal pll_lock signal is achieved in this mode, one of the following will occur:

1. In slave mode, data will be passed directly to the parallel outputs without any further processing taking place and the LOCKED signal will be asserted HIGH if and only if the SMPTE_BYPASS and DVB_ASI input pins are set LOW; or
2. In master mode, the LOCKED signal will be asserted LOW, the parallel outputs will be latched to logic LOW, and the SMPTE_BYPASS and DVB_ASI output signals will also be set LOW.

3.5.2 Master Mode

Recall that the GS1561 is said to be in master mode when the MASTER/SLAVE input signal is set HIGH. In this case, the following four device pins become output status signals:

- SMPTE_BYPASS
- DVB_ASI
- SD/H \bar{D}

The combined setting of these three pins will indicate whether the device has locked to valid SMPTE or DVB-ASI data at SD or HD rates. Table 1 shows the possible combinations.

3.5.3 Slave Mode

The GS1561 is said to be in slave mode when the MASTER/SLAVE input signal is set LOW. In this case, the three device pins listed in Section 3.5.2 become input control signals.

It is required that the application layer set these inputs to reflect the appropriate input data format (SMPTE_BYPASS, DVB_ASI, and SD/H \bar{D}). If just one of these three is configured incorrectly, the device will not lock to the input data stream, and the DATA_ERROR pin will be set LOW.

Table 2 shows the required settings for various input formats.

TABLE 1 MASTER MODE OUTPUT STATUS SIGNALS

FORMAT	PIN SETTINGS		
	SMPTE_BYPASS	DVB_ASI	SD/H \bar{D}
HD SMPTE	HIGH	LOW	LOW
SD SMPTE	HIGH	LOW	HIGH
DVB-ASI	LOW	HIGH	HIGH
NOT SMPTE OR DVB-ASI*	LOW	LOW	HIGH OR LOW

*NOTE: When the device locks to the data stream in PLL lock mode, the parallel outputs will be latched LOW.

TABLE 2 SLAVE MODE INPUT CONTROL SIGNALS

FORMAT	PIN SETTINGS		
	SMPTE_BYPASS	DVB_ASI	SD/H \bar{D}
HD SMPTE	HIGH	LOW	LOW
SD SMPTE	HIGH	LOW	HIGH
DVB-ASI	LOW	HIGH	HIGH
NOT SMPTE OR DVB-ASI*	LOW	LOW	HIGH OR LOW

*NOTE: See Section 3.8 for a complete description of Data-Through mode.

3.6 SMPTE FUNCTIONALITY

The GS1561 is said to be in SMPTE mode once the device has detected SMPTE TRS sync words and locked to the input data stream as described in Section 3.5.1. The device will remain in SMPTE mode until such time that SMPTE TRS sync words fail to be detected.

The lock detect block may also drop out of SMPTE mode under the following conditions:

- $\overline{\text{RESET_TRST}}$ is asserted LOW
- $\overline{\text{CDx}}$ is HIGH
- $\overline{\text{SMPTE_BYPASS}}$ is asserted LOW in slave mode
- DVB_ASI is asserted HIGH in slave mode

TRS word detection is a continuous process and both 8-bit and 10-bit TRS words will be identified by the device in both SD and HD modes.

In master mode, the GS1561 sets the $\overline{\text{SMPTE_BYPASS}}$ pin HIGH and the DVB_ASI pin LOW to indicate that it has locked to a SMPTE input data stream. When operating in slave mode, the application layer must assert the DVB_ASI pin LOW and the $\overline{\text{SMPTE_BYPASS}}$ pin HIGH in order to enable SMPTE operation.

3.6.1 SMPTE Descrambling and Word Alignment

After serial-to-parallel conversion, the internal 10-bit or 20-bit data bus is fed to the SMPTE descramble and word alignment block. The function of this block is to carry out NRZI-to-NRZ decoding, descrambling according to SMPTE 259M or 292M, and word alignment of the data to the TRS sync words.

Word alignment occurs when three consecutive valid TRS words (SAV and EAV inclusive) with the same bit alignment have been detected ($1\frac{1}{2}$ video lines).

In normal operation, re-synchronization of the word alignment process will only take place when two consecutive identical TRS word positions have been detected. When automatic or manual switch line lock handling is 'actioned', (see Section 3.6.3), word alignment re-synchronization will occur on the next received TRS code word.

3.6.2 Internal Flywheel

The GS1561 has an internal flywheel which is used in the generation of internal / external timing signals, in the detection and correction of certain error conditions and in automatic video standards detection. It is only operational in SMPTE mode.

The flywheel consists of a number of counters and comparators operating at video pixel and video line rates. These counters maintain information about the total line length, active line length, total number of lines per field / frame, and total active lines per field / frame for the received video stream.

The flywheel 'learns' the video standard by timing the horizontal and vertical reference information contained in the TRS ID words of the received video stream. Full synchronization of the flywheel to the received video standard therefore requires one complete video frame.

Once synchronization has been achieved, the flywheel will continue to monitor the received TRS timing information to maintain synchronization.

The $\text{FW_EN}/\overline{\text{DIS}}$ input pin controls the synchronization mechanism of the flywheel. When this input signal is LOW, the flywheel will re-synchronize all pixel and line based counters on every received TRS ID word.

When $\text{FW_EN}/\overline{\text{DIS}}$ is held HIGH, re-synchronization of the pixel and line based counters will only take place when a consistent synchronization error has been detected. Two consecutive video lines with identical TRS timing different to the current flywheel timing must occur to initiate re-synchronization of the counters. This provides a measure of noise immunity to internal and external timing signal generation.

The flywheel will be disabled should the LOCKED signal or the $\overline{\text{RESET_TRST}}$ signal be LOW. A LOW to HIGH transition on either signal will cause the flywheel to re-acquire synchronization on the next received TRS word, regardless of the setting of the $\text{FW_EN}/\overline{\text{DIS}}$ pin.

3.6.3 Switch Line Lock Handling

The principal of switch line lock handling is that the switching of synchronous video sources will only disturb the horizontal timing and alignment of the stream, whereas the vertical timing remains in synchronization.

To account for the horizontal disturbance caused by a synchronous switch, it is necessary to re-synchronize the flywheel immediately after the switch has taken place. Rapid re-synchronization of the GS1561 to the new video standard can be achieved by controlling the flywheel using the $\text{FW_EN}/\overline{\text{DIS}}$ pin.

At every PCLK cycle the device samples the $\text{FW_EN}/\overline{\text{DIS}}$ pin. When a logic LOW to HIGH transition at this pin is detected anywhere within the active line, the flywheel will re-synchronize immediately to the next TRS word. This is shown in Figure 6.

To ensure switch line lock handling, the $\text{FW_EN}/\overline{\text{DIS}}$ signal should be LOW for a minimum of one PCLK cycle (maximum one video line) anywhere within the active portion of the line on which the switch has taken place.




Figure 6 Switch Line Locking

The ability to manually re-synchronize the flywheel is also important when switching asynchronous sources or to implement other non-standardized video switching functions.

The GS1561 also implements automatic switch line lock handling. By utilizing the synchronous switch points defined by SMPTE RP168 for all major video standards with the automatic video standards detect function, the device automatically re-synchronizes the flywheel at the switch point.

This function will occur regardless of the setting of the FW_EN/DIS pin.

The switch line is defined as follows:

- For 525 line interlaced systems: re-sync takes place at the end of lines 10 & 273.
- For 525 line progressive systems: re-sync takes place at the end of line 10.
- For 625 line interlaced systems: re-sync takes place at the end of lines 6 & 319.

- For 625 line progressive systems: re-sync takes place at the end of line 6.
- For 750 line progressive systems: re-sync takes place at the end of line 7.
- For 1125 line interlaced systems: re-sync takes place at the end of lines 7 & 568.
- For 1125 line progressive systems: re-sync takes place at the end of line 7.

A full list of all major video standards and switching lines is shown in Table 3.

NOTE 1 : The flywheel timing will define the line count such that the line numbers shown in Table 3 may not correspond directly to the digital line counts.

NOTE 2: Unless indicated by SMPTE 352M payload identifier packets, the GS1561 will not distinguish between 50/60 frames PsF and 25/30 frames interlaced for the 1125 line video systems; 24 PsF will be identified.

TABLE 3 SWITCH LINE POSITION FOR DIGITAL SYSTEMS

SYSTEM	VIDEO FORMAT	SAMPLING	SIGNAL STANDARD	PARALLEL INTERFACE	SERIAL INTERFACE	SWITCH LINE NO.	
HD-SDTI	1920x1080 (PsF)	4:2:2	274M	274M + 348M	292M	7	
	1920x1080 (2:1)					7, 569	
	1280x720 (1:1)		296M	296M + 348M		7	
SDTI	720x576/50 (2:1)	4:2:2	BT.656	BT.656 + 305M	259M	6, 319	
	720x483/59.94 (2:1)		125M	125M + 305M		10, 273	
750	1280x720/60 (1:1)	4:2:2	296M		296M	7	
	1280x720/50 (1:1)						
	1280x720/30 (1:1)						
	1280x720/25 (1:1)						
	1280x720/24 (1:1)						
1125	1920x1080/60 (1:1)	4:2:2	274M + RP211		292M	7	
	1920x1080/50 (1:1)						
	1920x1080/30 (1:1)						
	1920x1080/25 (1:1)						
	1920x1080/24 (1:1)						
	1920x1080/30 (PsF)						
	1920x1080/25 (PsF)						
	1920x1080/24 (PsF)						
	1920x1080/60 (2:1)						7, 569
	1920x1080/50 (2:1)						
	525					960x483/59.94 (2:1)	4:2:2
960x483/59.94 (2:1)		267M	259M				
720x483/59.94 (2:1)		4:4:4:4		349M	292M		
720x483/59.94 (2:1)				347M	344M		
720x483/59.94 (2:1)				RP174	344M		
720x483/59.94 (2:1)				RP175	RP175		
720x483/59.94 (2:1)		4:2:2	125M	349M	292M		
720x483/59.94 (2:1)				125M	259M		
720x483/59.94 (1:1)		4:2:2	293M	349M	292M	10	
720x483/59.94 (1:1)				347M	344M		
720x483/59.94 (1:1)				293M	294M		
720x483/59.94 (1:1)				349M	292M		
720x483/59.94 (1:1)		4:2:0		293M	294M		
720x483/59.94 (1:1)							

TABLE 3 SWITCH LINE POSITION FOR DIGITAL SYSTEMS (CONTINUED)

SYSTEM	VIDEO FORMAT	SAMPLING	SIGNAL STANDARD	PARALLEL INTERFACE	SERIAL INTERFACE	SWITCH LINE NO.
625	720x576/50 (1:1)	4:2:2	BT.1358	349M	292M	6
	720x576/50 (1:1)			347M	344M	
	720x576/50 (1:1)			BT.1358	BT.1362	
	720x576/50 (1:1)	4:2:0		349M	292M	6, 319
	720x576/50 (1:1)			BT.1358	BT.1362	
	960x576/50 (2:1)	4:2:2	BT.601	349M	292M	
	960x576/50 (2:1)			BT.656	259M	
	720x576/50 (2:1)	4:4:4:4	BT.799	349M	292M	
	720x576/50 (2:1)			347M	344M	
	720x576/50 (2:1)			BT.799	344M	
720x576/50 (2:1)	BT.799			-		
720x576/50 (2:1)	4:2:2	BT.601	349M	292M		
720x576/50 (2:1)			125M	259M		

3.6.4 HVF Timing Signal Generation

The GS1561 extracts critical timing parameters from either the received TRS signals ($FW_EN/\overline{DIS} = LOW$), or from the internal flywheel-timing generator ($FW_EN/\overline{DIS} = HIGH$).

Horizontal blanking period (H), vertical blanking period (V), and even / odd field (F) timing are all extracted and presented to the application layer via the H:V:F status output pins.

The H signal timing is configurable via the H_CONFIG bit of the internal IOPROC_DISABLE register as either active line based blanking, or TRS based blanking, (see Section 3.9.6).

Active line based blanking is enabled when the H_CONFIG bit is set LOW. In this mode, the H output is HIGH for the entire horizontal blanking period, including the EAV and SAV TRS words. This is the default H timing used by the device.

When H_CONFIG is set HIGH, TRS based blanking is enabled. In this case, the H output will be HIGH for the entire horizontal blanking period as indicated by the H bit in the received TRS ID words.

The timing of these signals is shown in Figure 7.








Figure 7 H, V, F Timing

3.7 DVB-ASI FUNCTIONALITY

The GS1561 is said to be in DVB-ASI mode once the device has detected 32 consecutive DVB-ASI words without a single word or disparity error being generated. The device will remain in DVB-ASI mode until 32 consecutive DVB-ASI word or disparity errors are detected, or until SMPTE TRS ID words have been detected.

The lock detect block may also drop out of DVB-ASI mode under the following conditions:

- $\overline{\text{RESET_TRST}}$ is asserted LOW
- $\overline{\text{CDx}}$ is HIGH
- $\overline{\text{SMPTE_BYPASS}}$ is asserted HIGH in slave mode
- DVB_ASI is asserted LOW in slave mode

K28.5 sync patterns in the received DVB-ASI data stream will be detected by the device in either inverted or non-inverted form.

In master mode, the GS1561 sets the $\overline{\text{SMPTE_BYPASS}}$ pin LOW and the DVB_ASI pin HIGH to indicate that it has locked to a DVB-ASI input data stream. When operating in slave mode, the application layer must set the $\overline{\text{SD/HD}}$ pin HIGH, in addition to setting $\overline{\text{SMPTE_BYPASS}}$ LOW and DVB_ASI HIGH, in order to enable DVB-ASI operation.

3.7.1 DVB-ASI 8b/10b Decoding and Word Alignment

After serial-to-parallel conversion, the internal 10-bit data bus is fed to the DVB-ASI 8b/10b decode and word alignment block. The function of this block is to word align the data to the K28.5 sync characters, and 8b/10b decode and bit-swap the data to achieve bit alignment with the data outputs.

The extracted 8-bit data will be presented to $\text{DOUT}[17:10]$, bypassing all internal SMPTE mode data processing.

NOTE: When operating in DVB-ASI mode, $\text{DOUT}[9:0]$ become high impedance.

3.7.2 Status Signal Outputs

In DVB-ASI mode, the $\text{DOUT}19$ and $\text{DOUT}18$ pins will be configured as DVB-ASI status signals SYNCOUT and WORDERR respectively.

SYNCOUT will be HIGH whenever a K28.5 sync character is present on the output. This output may be used to drive the write enable signal of an external FIFO, thus providing a means of removing the K28.5 sync characters from the data stream. Parallel DVB-ASI data may then be clocked out of the FIFO at some rate less than 27MHz. See Figure 8.

WORDERR will be high whenever the device has detected a running disparity error or illegal code word.




Figure 8 DVB-ASI FIFO Implementation using the GS1561

3.8 DATA THROUGH MODE

The GS1561 may be configured by the application layer to operate as a simple serial-to-parallel converter. In this mode, the device presents data to the output data bus without performing any decoding, descrambling or word-alignment.

Data through mode is enabled only when the MASTER/SLAVE , $\overline{\text{SMPTE_BYPASS}}$, and DVB_ASI input pins are set LOW. Under these conditions, the lock detection algorithm enters PLL lock mode, (see Section 3.5.1), such that the device may reclock data not conforming to SMPTE or DVB-ASI streams.

When operating in master mode, the GS1561 will set the $\overline{\text{SMPTE_BYPASS}}$ and DVB_ASI signals to logic LOW if presented with a data stream without SMPTE TRS ID words or DVB-ASI sync words. The LOCKED and data bus outputs will be forced LOW.

3.9 ADDITIONAL PROCESSING FUNCTIONS

The GS1561 contains an additional data processing block which is available in SMPTE mode only, (see Section 3.6).

3.9.1 FIFO Load Pulse

To aid in the application-specific implementation of auto-phasing and line synchronization functions, the GS1561 will generate a FIFO load pulse to reset line-based FIFO storage.

The $\overline{\text{FIFO_LD}}$ output pin will normally be HIGH but will go LOW for one PCLK period, thereby generating a FIFO write reset signal.

The FIFO load pulse will be generated such that it is co-timed to the SAV XYZ code word presented to the output data bus. This ensures that the next PCLK cycle will correspond to the first active sample of the video line.

Figure 9 shows the timing relationship between the $\overline{\text{FIFO_LD}}$ signal and the output video data.




Figure 9 $\overline{\text{FIFO_LD}}$ Pulse Timing

3.9.2 Ancillary Data Detection and Indication

The GS1561 will detect all types of ancillary data in either the vertical or horizontal blanking spaces and indicate via the status signal output pins YANC and CANC the position of ancillary data in the output data stream. These status signal outputs are synchronous with PCLK and can be used as clock enables to external logic, or as write enables to an external FIFO or other memory device.

When operating in HD mode, ($SD/\overline{HD} = LOW$), the YANC signal will be HIGH whenever ancillary data is detected in the luma data stream, and the CANC signal will be HIGH whenever ancillary data is detected in the chroma data stream.

In SD mode, ($SD/\overline{HD} = HIGH$), the YANC and CANC signal operation will depend on the output data format. For 20-bit demultiplexed data, (see Section 3.10), the YANC and CANC signals will operate independently. However, for 10-bit multiplexed data, the YANC and CANC signals will both be HIGH whenever ancillary data is detected.

The signals will be HIGH from the start of the ancillary data preamble and will remain HIGH until after the ancillary data checksum.

The operation of the YANC and CANC signals is shown in Figure 10.




Figure 10 YANC and CANC Output Signal Timing

3.9.2.1 Programmable Ancillary Data Detection

Although the GS1561 will detect all types of ancillary data by default, it also allows the host interface to specifically program up to five different ancillary data types for detection. This is accomplished via the ANC_TYPE register (Table 4).

For each data type to be detected, the host interface must program the DID and/or SDID of the ancillary data type of interest. The GS1561 will compare the received DID and/or SDID with the programmed values and assert YANC and CANC only if an exact match is found.

If any DID or SDID value is set to zero in the ANC_TYPE register, no comparison or match will be made for that value. For example, if the DID is programmed but the SDID is set to zero, the device will detect all ancillary data types matching the DID value, regardless of the SDID.

In the case where all five DID and SDID values are set to zero, the GS1561 will detect all ancillary data types. This is the default setting after device reset.

Where one or more, but less than five, DID and/or SDID values have been programmed, then only those matching ancillary data types will be detected and indicated.

NOTE 1: The GS1561 will always detect EDH ancillary data packets for EDH error detection purposes, regardless of which DID/SDID values have been programmed for ancillary data indication, (see Section 3.9.5.2).

NOTE 2: See SMPTE 291M for a definition of ancillary data terms.

TABLE 4 HOST INTERFACE DESCRIPTION FOR PROGRAMMABLE ANCILLARY DATA TYPE REGISTERS

REGISTER NAME	BIT	NAME	DESCRIPTION	R/W	DEFAULT
ANC_TYPE1 Address: 005h	15-8	ANC_TYPE1[15:8]	Used to program the DID for ancillary data detection at the YANC and CANC output	R/W	0
	7-0	ANC_TYPE1[7:0]	Used to program the SDID for ancillary data detection at the YANC and CANC output. Should be set to zero if no SDID is present in the ancillary data product to be detected.	R/W	0
ANC_TYPE2 Address: 006h	15-8	ANC_TYPE2[15:8]	Used to program the DID for ancillary data detection at the YANC and CANC output	R/W	0
	7-0	ANC_TYPE2[7:0]	Used to program the SDID for ancillary data detection at the YANC and CANC output. Should be set to zero if no SDID is present in the ancillary data product to be detected.	R/W	0
ANC_TYPE3 Address: 007h	15-8	ANC_TYPE3[15:8]	Used to program the DID for ancillary data detection at the YANC and CANC output	R/W	0
	7-0	ANC_TYPE3[7:0]	Used to program the SDID for ancillary data detection at the YANC and CANC output. Should be set to zero if no SDID is present in the ancillary data product to be detected.	R/W	0
ANC_TYPE4 Address: 008h	15-8	ANC_TYPE4[15:8]	Used to program the DID for ancillary data detection at the YANC and CANC output	R/W	0
	7-0	ANC_TYPE4[7:0]	Used to program the SDID for ancillary data detection at the YANC and CANC output. Should be set to zero if no SDID is present in the ancillary data product to be detected.	R/W	0
ANC_TYPE5 Address: 009h	15-8	ANC_TYPE5[15:8]	Used to program the DID for ancillary data detection at the YANC and CANC output	R/W	0
	7-0	ANC_TYPE5[7:0]	Used to program the SDID for ancillary data detection at the YANC and CANC output. Should be set to zero if no SDID is present in the ancillary data product to be detected.	R/W	0

3.9.3 SMPTE 352M Payload Identifier

The GS1561 can receive and detect the presence of the SMPTE 352M payload identifier ancillary data packet. This four word payload identifier packet may be used to indicate the transport mechanism, frame rate and line scanning / sampling structure.

Upon reception of this packet, the device will extract the four words describing the video format being transported and make this information available to the host interface via the four VIDEO_FORMAT_OUT registers (Table 5).

The VIDEO_FORMAT_OUT registers will only be updated if the received checksum is the same as the locally calculated checksum.

These registers will be cleared to zero, indicating an undefined format, if the device loses lock to the input data stream (LOCKED = LOW), or if the SMPTE_BYPASS pin is asserted LOW. This is also the default setting after device reset.

The SMPTE 352M packet should be received once per field for interlaced systems and once per frame for progressive systems. If the packet is not received for two complete video frames, the VIDEO_FORMAT_OUT registers will be cleared to zero.

TABLE 5 HOST INTERFACE DESCRIPTION FOR SMPTE 352M PAYLOAD IDENTIFIER REGISTERS

REGISTER NAME	BIT	NAME	DESCRIPTION	R/W	DEFAULT
VIDEO_FORMAT_OUT_B Address: 013h	15-8	SMPTE352M Byte 4	Data will be available in this register when Video Payload Identification Packets are detected in the data stream.	R	0
	7-0	SMPTE352M Byte 3	Data will be available in this register when Video Payload Identification Packets are detected in the data stream.	R	0
VIDEO_FORMAT_OUT_A Address: 012h	15-8	SMPTE352M Byte 2	Data will be available in this register when Video Payload Identification Packets are detected in the data stream.	R	0
	7-0	SMPTE352M Byte 1	Data will be available in this register when Video Payload Identification Packets are detected in the data stream.	R	0

3.9.4 Automatic Video Standard and Data Format Detection

The GS1561 can independently detect the input video standard and data format by using the timing parameters extracted from the received TRS ID words. This information is presented to the host interface via the VIDEO_STANDARD register (Table 6).

Total samples per line, active samples per line, total lines per field/frame and active lines per field/frame are also calculated and presented to the host interface via the RASTER_STRUCTURE registers (Table 7). These line and sample count registers are updated once per frame at the end of line 12. This is in addition to the information contained in the VIDEO_STANDARD register.

After device reset, the four RASTER_STRUCTURE registers default to zero.

3.9.4.1 Video Standard Indication

The video standard codes reported in the VD_STD[4:0] bits of the VIDEO_STANDARD register represent the SMPTE standards as shown in Table 8.

In addition to the 5-bit video standard code word, the VIDEO_STANDARD register also contains two status bits. The STD_LOCK bit will be set HIGH whenever the flywheel has achieved full synchronization. The INT_PROG bit will be set HIGH if the detected video standard is progressive and LOW if the detected video standard is interlaced.

The VD_STD[4:0], STD_LOCK and INT_PROG bits of the VIDEO_STANDARD register will default to zero after device reset. These bits will also default to zero if the device loses lock to the input data stream, (LOCKED = LOW), or if the SMPTE_BYPASS pin is asserted LOW.

TABLE 6 HOST INTERFACE DESCRIPTION FOR VIDEO STANDARD AND DATA FORMAT REGISTER

REGISTER NAME	BIT	NAME	DESCRIPTION	R/W	DEFAULT
VIDEO_STANDARD Address: 004h	15	Not Used			
	14-10	VD_STD[4:0]	Video Data Standard (see Table 11)	R	0
	9	INT_PROG	Interlace/Progressive: Set HIGH if detected video standard is PROGRESSIVE and is set LOW if it is INTERLACED.	R	0
	8	STD_LOCK	Standard Lock: Set HIGH when flywheel has achieved full synchronization.	R	0
	7-4	CDATA_FORMAT[3:0]	Chroma Data Format. Set HIGH in SD mode. Indicates chroma data format in HD mode (see Table 9).	R	F _h
	3-0	YDATA_FORMAT[3:0]	Luma Data Format. Indicates Luma data format in HD mode and data format in SD mode (see Table 9).	R	F _h

TABLE 7 HOST INTERFACE DESCRIPTION FOR RASTER STRUCTURE REGISTERS

REGISTER NAME	BIT	NAME	DESCRIPTION	R/W	DEFAULT
RASTER_STRUCTURE1 Address: 014h	15-12	Not Used			
	11-0	RASTER_STRUCTURE1[11:0]	Words Per Active Line.	R	0
RASTER_STRUCTURE2 Address: 015h	15-12	Not Used			
	11-0	RASTER_STRUCTURE2[11:0]	Words Per Total Line.	R	0
RASTER_STRUCTURE3 Address: 016h	15-11	Not Used			
	10-0	RASTER_STRUCTURE3[10:0]	Total Lines Per Frame.	R	0
RASTER_STRUCTURE4 Address: 017h	15-11	Not Used			
	10-0	RASTER_STRUCTURE4[10:0]	Active Lines Per Field.	R	0

TABLE 8 SUPPORTED VIDEO STANDARDS

VD_STD[4:0]	SMPTE STANDARD	VIDEO FORMAT	LENGTH OF HANC	LENGTH OF ACTIVE VIDEO	TOTAL SAMPLES	SMPTE352M LINES
00h	296M (HD)	1280x720/60 (1:1)	358	1280	1650	13
01h		1280x720/60 (1:1) - EM	198	1440	1650	13
02h		1280x720/30 (1:1)	2008	1280	3300	13
03h		1280x720/30 (1:1) - EM	408	2880	3300	13
04h		1280x720/50 (1:1)	688	1280	1980	13
05h		1280x720/50 (1:1) - EM	240	1728	1980	13
06h		1280x720/25 (1:1)	2668	1280	3960	13
07h		1280x720/25 (1:1) - EM	492	3456	3960	13
08h		1280x720/24 (1:1)	2833	1280	4125	13
09h		1280x720/24 (1:1) - EM	513	3600	4125	13
0Ah	274M (HD)	1920x1080/60 (2:1) or 1920x1080/30 (PsF)	268	1920	2200	10, 572
0Bh		1920x1080/30 (1:1)	268	1920	2200	18
0Ch		1920x1080/50 (2:1) or 1920x1080/25 (PsF)	708	1920	2640	10, 572
0Dh		1920x1080/25 (1:1)	708	1920	2640	18
0Eh		1920x1080/25 (1:1) - EM	324	2304	2640	18
0Fh		1920x1080/25 (PsF) - EM	324	2304	2640	10, 572
10h		1920x1080/24 (1:1)	818	1920	2750	18
11h		1920x1080/24 (PsF)	818	1920	2750	10, 572
12h		1920x1080/24 (1:1) - EM	338	2400	2750	18
13h		1920x1080/24 (PsF) - EM	338	2400	2750	10, 572
14h	295M (HD)	1920x1080/50 (2:1)	444	1920	2376	10, 572
15h	260M (HD)	1920x1035/60 (2:1)	268	1920	2200	10, 572
16h	125M (SD)	1440x487/60 (2:1) (Or dual link progressive)	268	1440	1716	3, 276
17h		1440x507/60 (2:1)	268	1440	1716	3, 276
19h		525-line 487 generic	-	-	1716	3, 276
1Bh		525-line 507 generic	-	-	1716	3, 276
18h	ITU-R BT.656 (SD)	1440x576/50 (2:1) (Or dual link progressive)	280	1440	1728	9, 322
1Ah		625-line generic (EM)	-	-	1728	9, 322
1Dh	Unknown HD	-	-	-	-	-
1Eh	Unknown SD	-	-	-	-	-
1Ch, 1Fh	Reserved					

3.9.4.2 Data Format Indication

The luma and chroma data format codes will be reported in the YDATA_FORMAT[3:0] and CDATA_FORMAT[3:0] bits of the VIDEO_STANDARD register when the device is operating in HD mode, (SD/HD = LOW).

In SD or DVB-ASI mode, the data format code will only appear in the YDATA_FORMAT[3:0] bits. The CDATA_FORMAT[3:0] bits will be set to 'F_h'. These codes represent the data formats listed in Table 9.

The YDATA_FORMAT[3:0] and CDATA_FORMAT[3:0] bits of the VIDEO_STANDARD register will default to 'F_h' after device reset. These bits will also default to 'F_h' if the device loses lock to the input data stream, (LOCKED = LOW), or if Data-Through mode is enabled, (see Section 3.8).

TABLE 9 DATA FORMAT CODES

YDATA_FORMAT[3:0] OR CDATA_FORMAT[3:0]	DATA FORMAT	APPLICABLE STANDARDS
0h	SDTI DVCPRO - No ECC	SMPTE 321M
1h	SDTI DVCPRO - ECC	SMPTE 321M
2h	SDTI DVCAM	SMPTE 322M
3h	SDTI CP	SMPTE 326M
4h	Other SDTI fixed block size	-
5h	Other SDTI variable block size	-
6h	SDI	-
7h	DVB-ASI	-
8h	TDM data	SMPTE 346M
9h ~ Eh	Reserved	
Fh	Unknown data format	-

3.9.5 Error Detection and Indication

The GS1561 contains a number of error detection functions to enhance operation of the device when operating in SMPTE mode. These functions, (except lock error detection), will not be available in either DVB-ASI or Data-Through operating modes (see Section 3.7 and Section 3.8).

The device maintains an error status register at address 000_h called ERROR_STATUS (Table 10). Each type of error has a specific flag or bit in this register which is set HIGH whenever that error is detected.

The ERROR_STATUS register will be cleared at the start of each video field or when read by the host interface, which ever condition occurs first.

All bits of the ERROR_STATUS register except the LOCK_ERR bit will also be cleared if a change in the video standard is detected, or under the following conditions:

- $\overline{\text{RESET_TRST}}$ is held LOW
- LOCKED is asserted LOW
- $\overline{\text{SMPTE_BYPASS}}$ is asserted LOW in slave mode

In addition to the ERROR_STATUS register, a register called ERROR_MASK (Table 11) is included which allows the host interface to select the specific error conditions that will be detected. There is one bit in the ERROR_MASK register for each type of error represented in the ERROR_STATUS register.

The bits of the ERROR_MASK register will default to '0' after device reset, thus enabling all error types to be detected. The host interface may disable individual error detection by setting the corresponding bit HIGH in this register.

Error conditions are also indicated to the application layer via the status signal pin $\overline{\text{DATA_ERROR}}$. This output pin is a logical 'OR'ing of each error status flag stored in the ERROR_STATUS register. $\overline{\text{DATA_ERROR}}$ is normally HIGH, but will be set LOW by the device when an error condition that has not been masked is detected.

TABLE 10 HOST INTERFACE DESCRIPTION FOR ERROR STATUS REGISTER

REGISTER NAME	BIT	NAME	DESCRIPTION	R/W	DEFAULT
ERROR_STATUS Address: 001h	15-11	Not Used			
	10	VD_STD_ERR	Video Standard Error Flag. Set HIGH when a mismatch between the received SMPTE352M packets and the calculated video standard occurs.	R	0
	9	FF_CRC_ERR	Full Field CRC Error Flag. Set HIGH in SD mode when a Full Field (FF) CRC mismatch has been detected in Field 1 or 2.	R	0
	8	AP_CRC_ERR	Active Picture CRC Error Flag. Set HIGH in SD mode when an Active Picture (AP) CRC mismatch has been detected in Field 1 or 2.	R	0
	7	LOCK_ERR	Lock Error Flag. Set HIGH whenever the LOCK pin is LOW (indicating the device not correctly locked).	R	0
	6	CCS_ERR	Chroma Checksum Error Flag. Set HIGH when ancillary data packet checksum error has been detected in the C channel.	R	0
	5	YCS_ERR	Luma Checksum Error Flag. Set HIGH when ancillary data packet checksum error has been detected in the Y channel.	R	0
	4	CCRC_ERR	Chroma CRC Error Flag. Set HIGH in HD mode when a mismatch occurs between the calculated and received CRC values in the C channel.	R	0
	3	YCRC_ERR	Luma CRC Error Flag. Set HIGH in HD mode when a mismatch occurs between the calculated and received CRC values in the Y channel.	R	0
	2	LNUM_ERR	Line Number Error Flag. Set HIGH in HD mode when a mismatch occurs between the calculated and received line numbers.	R	0
	1	SAV_ERR	Start of Active Video Error Flag. Set HIGH when TRS errors are detected in either 8-bit or 10-bit TRS words. In HD mode only Y channel TRS codes will be checked. FW_EN/DIS must be set HIGH.	R	0
	0	EAV_ERR	End of Active Video Error Flag. Set HIGH when TRS errors are detected in either 8-bit or 10-bit TRS words. In HD mode only Y channel TRS codes will be checked. FW_EN/DIS must be set HIGH.	R	0

TABLE 11 HOST INTERFACE DESCRIPTION FOR ERROR MASK REGISTER

REGISTER NAME	BIT	NAME	DESCRIPTION	R/W	DEFAULT
ERROR_MASK Address: 026h	15-11	Not Used			
	10	VD_STD_ERR_MASK	Video Standard Error Flag Mask bit.	R/W	0
	9	FF_CRC_ERR_MASK	Full Field CRC Error Flag Mask bit.	R/W	0
	8	AP_CRC_ERR_MASK	Active Picture CRC Error Flag Mask bit.	R/W	0
	7	LOCK_ERR_MASK	Lock Error Flag Mask bit.	R/W	0
	6	CCS_ERR_MASK	Chroma Checksum Error Flag Mask bit.	R/W	0
	5	YCS_ERR_MASK	Luma Checksum Error Flag Mask bit.	R/W	0
	4	CCRC_ERR_MASK	Chroma CRC Error Flag Mask bit.	R/W	0
	3	YCRC_ERR_MASK	Luma CRC Error Flag Mask bit.	R/W	0
	2	LNUM_ERR_MASK	Line Number Error Flag Mask bit.	R/W	0
	1	SAV_ERR_MASK	Start of Active Video Error Flag Mask bit.	R/W	0
	0	EAV_ERR_MASK	End of Active Video Error Flag Mask bit.	R/W	0

3.9.5.1 Video Standard Error Detection

If a mismatch between the received SMPTE 352M packets and the calculated video standard occurs, the GS1561 will indicate a video standard error by setting the VD_STD_ERR bit of the ERROR_STATUS register HIGH.

3.9.5.2 EDH CRC Error Detection

The GS1561 calculates Full Field (FF) and Active Picture (AP) CRC words according to SMPTE RP165 in support of Error Detection and Handling packets in SD signals.

These calculated CRC values are compared with the received CRC values. If a mismatch is detected, the error is flagged in the AP_CRC_ERR and/or FF_CRC_ERR bits of the ERROR_STATUS register. These two flags are shared between fields 1 and 2.

The AP_CRC_ERR bit will be set HIGH when an active picture CRC mismatch has been detected in field 1 or 2. The FF_CRC_ERR bit will be set HIGH when a full field CRC mismatch has been detected in field 1 or 2.

EDH CRC errors will only be indicated when the device is operating in SD mode (SD/\overline{HD} = HIGH), and when the device has correctly received EDH packets.

SMPTE RP165 specifies the calculation ranges and scope of EDH data for standard 525 and 625 component digital interfaces. The GS1561 will utilize these standard ranges by default.

If the received video format does not correspond to 525 or 625 digital component video standards as determined by the flywheel pixel and line counters, then one of two schemes for determining the EDH calculation ranges will be employed:

1. Ranges will be based on the line and pixel ranges programmed by the host interface; or
2. In the absence of user-programmed calculation ranges, ranges will be determined from the received TRS timing information.

The registers available to the host interface for programming EDH calculation ranges include active picture and full field line start and end positions for both fields. Table 12 shows the relevant registers, which default to '0' after device reset.

If any or all of these register values are zero, then the EDH CRC calculation ranges will be determined from the flywheel generated H signal. The first active and full field pixel will always be the first pixel after the SAV TRS code word. The last active and full field pixel will always be the last pixel before the start of the EAV TRS code words.

TABLE 12 HOST INTERFACE DESCRIPTION FOR EDH CALCULATION RANGE REGISTERS

REGISTER NAME	BIT	NAME	DESCRIPTION	R/W	DEFAULT
AP_LINE_START_F0 Address: 018h	15-10	Not Used			
	9-0	AP_LINE_START_F0[9:0]	Field 0 Active Picture start line data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0
AP_LINE_END_F0 Address: 019h	15-10	Not Used			
	9-0	AP_LINE_END_F0[9:0]	Field 0 Active Picture end line data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0
AP_LINE_START_F1 Address: 020h	15-10	Not Used			
	9-0	AP_LINE_START_F1[9:0]	Field 1 Active Picture end line data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0
AP_LINE_END_F1 Address: 021h	15-10	Not Used			
	9-0	AP_LINE_END_F1[9:0]	Field 1 Active Picture end line data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0
FF_LINE_START_F0 Address: 022h	15-10	Not Used			
	9-0	FF_LINE_START_F0[9:0]	Field 0 Full Field start line data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0
FF_LINE_END_F0 Address: 023h	15-10	Not Used			
	9-0	FF_LINE_END_F0[9:0]	Field 0 Full Field start line data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0
FF_LINE_START_F1 Address: 024h	15-10	Not Used			
	9-0	FF_LINE_START_F1[9:0]	Field 1 Full Field start line data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0
FF_LINE_END_F1 Address: 025h	15-10	Not Used			
	9-0	FF_LINE_END_F1[9:0]	Field 1 Full Field end line data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0

3.9.5.3 Lock Error Detection

The LOCKED pin of the GS1561 indicates the lock status of the reclocker and lock detect blocks of the device. Only when the LOCKED pin is asserted HIGH has the device correctly locked to the received data stream, (see Section 3.5.1).

The GS1561 will also indicate lock error to the host interface when LOCKED = LOW by setting the LOCK_ERR bit in the ERROR_STATUS register HIGH.

3.9.5.4 Ancillary Data Checksum Error Detection

The GS1561 will calculate checksums for all received ancillary data and compare the calculated values to the received checksum words. If a mismatch is detected, the error is flagged in the CCS_ERR and/or YCS_ERR bits of the ERROR_STATUS register.

When operating in HD mode, ($\overline{SD/HD}$ = LOW), the device will make comparisons on both the Y and C channels separately. If an error condition in the Y channel is detected, the YCS_ERR bit will be set HIGH. If an error condition in the C channel is detected, the CCS_ERR bit will be set HIGH.

When operating in SD mode, ($\overline{SD/HD}$ = HIGH), only the YCS_ERR bit will be set HIGH when checksum errors are detected.

Although the GS1561 will calculate and compare checksum values for all ancillary data types by default, the host interface may program the device to check only certain types of ancillary data checksums.

This is accomplished via the ANC_TYPE register as described in Section 3.9.2.1.

3.9.5.5 Line Based CRC Error Detection

The GS1561 will calculate line based CRC words for HD video signals for both the Y and C data channels. These calculated CRC values are compared with the received CRC values and any mismatch is flagged in the YCRC_ERR and/or CCRC_ERR bits of the ERROR_STATUS register.

Line based CRC error flags will only be generated when the device is operating in HD mode, ($\overline{SD/HD}$ = LOW).

If a CRC error is detected in the Y channel, the YCRC_ERR bit in the error status register will be set HIGH. If a CRC error is detected in the C channel, the CCRC_ERR bit in the error status register is set HIGH. Y and C CRC errors will also be generated if CRC values are not received.

3.9.5.6 HD Line Number Error Detection

When operating in HD mode, the GS1561 will calculate line numbers based on the timing generated by the internal flywheel. These calculated line numbers are compared with the received line numbers for the Y channel data and any mismatch is flagged in the LNUM_ERR bit of the ERROR_STATUS.

Line number errors will also be generated if line number values are not received.

3.9.5.7 TRS Error Detection

TRS errors flags are generated by the GS1561 when:

1. The received TRS timing does not correspond to the internal flywheel timing; or
2. The received TRS hamming codes are incorrect.

Both 8-bit and 10-bit SAV and EAV TRS words are checked for timing and data integrity errors. These are flagged via the SAV_ERR and/or EAV_ERR bits of the ERROR_STATUS register.

Timing-based TRS errors will only be generated if the FW_EN/ \overline{DIS} pin is set HIGH.

NOTE: In HD mode, ($\overline{SD/HD}$ = LOW), only the Y channel TRS codes will be checked for errors.

3.9.6 Error Correction and Insertion

In addition to signal error detection and indication, the GS1561 may also correct certain types of errors by inserting corrected code words, checksums and CRC values into the data stream. These features are only available in SMPTE mode and IOPROC_EN/ \overline{DIS} must be set HIGH. Individual correction features may be enabled or disabled via the IOPROC_DISABLE register (Table 13).

All of the IOPROC_DISABLE register bits default to '0' after device reset, enabling all of the processing features. To disable any individual error correction feature, the host interface must set the corresponding bit HIGH in the IOPROC_DISABLE register.

TABLE 13 HOST INTERFACE DESCRIPTION FOR INTERNAL PROCESSING DISABLE REGISTER

REGISTER NAME	BIT	BIT NAME	DESCRIPTION	R/W	DEFAULT	
IOPROC_DISABLE Address: 000h	15-9	Not Used				
	8	H_CONFIG	Horizontal sync timing output configuration. Set LOW for active line blanking timing. Set HIGH for H blanking based on the H bit setting of the TRS words. See Figure 6.		0	
	7	Not Used				
	6	Not Used				
	5	ILLEGAL_REMAP	Illegal Code re-mapping. Correction of illegal code words within the active picture. Set HIGH to disable. The IOPROC_EN/DIS pin must be set HIGH.	R/W	0	
	4	EDH_CRC_INS	Error Detection & Handling (EDH) Cyclical Redundancy Check (CRC) error correction insertion. In SD mode set HIGH to disable. The IOPROC_EN/DIS pin must be set HIGH.	R/W	0	
	3	ANC_CSUM_INS	Ancillary Data Check-sum insertion. Set HIGH to disable. The IOPROC_EN/DIS pin must be set HIGH.	R/W	0	
	2	CRC_INS	Y and C line based CRC insertion. In HD mode, inserts line based CRC words in both the Y and C channels. Set HIGH to disable. The IOPROC_EN/DIS pin must be set HIGH.	R/W	0	
	1	LNUM_INS	Y and C line number insertion. In HD mode set HIGH to disable. The IOPROC_EN/DIS pin must be set HIGH.	R/W	0	
	0	TRS_INS	Timing Reference Signal Insertion. Set HIGH to disable. The IOPROC_EN/DIS pin must be set HIGH.	R/W	0	

3.9.6.1 Illegal Code Remapping

If the ILLEGAL_REMAP bit of the IOPROC_DISABLE register is set LOW, the GS1561 will remap all codes within the active picture between the values of 3FCh and 3FFh to 3FBh. All codes within the active picture area between the values of 000h and 003h will be re-mapped to 004h.

In addition, 8-bit TRS and ancillary data preambles will be remapped to 10-bit values if this feature is enabled.

3.9.6.2 EDH CRC Error Correction

The GS1561 will generate and insert active picture and full field CRC words into the EDH data packets received by the device. This feature is only available in SD mode and is enabled by setting the EDH_CRC_INS bit of the IOPROC_DISABLE register LOW.

EDH CRC calculation ranges are described in Section 3.9.5.2.

NOTE: Although the GS1561 will modify and insert EDH CRC words and EDH packet checksums, EDH error flags will not be updated by the device.

3.9.6.3 Ancillary Data Checksum Error Correction

When ancillary data checksum error correction and insertion is enabled, the GS1561 will generate and insert ancillary data checksums for all ancillary data words by default. Where user specified ancillary data has been programmed into the device (see Section 3.9.2.1), only the checksums for the programmed ancillary data types will be corrected.

This feature is enabled when the ANC_CSUM_INS bit of the IOPROC_DISABLE register is set LOW.

3.9.6.4 Line Based CRC Correction

The GS1561 will generate and insert line based CRC words into both the Y and C channels of the data stream. This feature is only available in HD mode and is enabled by setting the CRC_INS bit of the IOPROC_DISABLE register LOW.

3.9.6.5 HD Line Number Error Correction

In HD mode, the GS1561 will calculate and insert line numbers into the Y and C channels of the output data stream.

Line number generation is in accordance with the relevant HD video standard as determined by the device, (see Section 3.9.4).

This feature is enabled when $\overline{SD/HD}$ = LOW, and the LNUM_INS bit of the IOPROC_DISABLE register is set LOW.

3.9.6.6 TRS Error Correction

When TRS error correction and insertion is enabled, the GS1561 will generate and insert 10-bit TRS code words as required.

TRS word generation will be performed in accordance with the timing parameters generated by the flywheel to provide an element of noise immunity. As a result, TRS correction will only take place if the flywheel is enabled, ($\overline{FW_EN/DIS}$ = HIGH).

In addition, the TRS_INS bit of the IOPROC_DISABLE register must be set LOW.

3.9.7 EDH Flag Detection

As described in Section 3.9.5.2, the GS1561 can detect EDH packets in the received data stream. The EDH flags for ancillary data, active picture and full field areas are extracted from the detected EDH packets and placed in the EDH_FLAG register of the device (Table 14).

One set of flags is provided for both fields 1 and 2. Field 1 flag data will be overwritten by field 2 flag data.

The EDH_FLAG register may be read by the host interface at any time during the received frame except on the lines defined in SMPTE RP165 where these flags are updated.

NOTE 1: By programming the ANC_TYPE1 register (005h) with the DID word for EDH ancillary packets, the application layer may detect a high-to-low transition on either the YANC or CANC output pin of the GS1561 to determine (a) when EDH packets have been received by the device, and (b) when the EDH_FLAG register can be read by the host interface. See Section 3.9.2 for more information on ancillary data detection and indication.

NOTE 2: The bits of the EDH_FLAG register are sticky and will not be cleared by a read operation. If the GS1561 is decoding a source containing EDH packets, where EDH flags may be set, and the source is replaced by one without EDH packets, the EDH_FLAG register will not be cleared.

NOTE 3: The GS1560A will detect EDH flags, but will not update the flags if an EDH CRC error is detected. Gennum's GS1532 Multi-Rate Serializer allows the host to individually set EDH flags.

TABLE 14 HOST INTERFACE DESCRIPTION FOR EDH FLAG REGISTER

REGISTER NAME	BIT	NAME	DESCRIPTION	R/W	DEFAULT
EDH_FLAG Address: 003h	15		Not Used		
	14	ANC-UES out	Ancillary Unknown Error Status Flag.	R	0
	13	ANC-IDA out	Ancillary Internal device error Detected Already Flag.	R	0
	12	ANC-IDH out	Ancillary Internal device error Detected Here Flag.	R	0
	11	ANC-EDA out	Ancillary Error Detected Already Flag.	R	0
	10	ANC-EDH out	Ancillary Error Detected Here Flag.	R	0
	9	FF-UES out	Full Field Unknown Error Status Flag.	R	0
	8	FF-IDA out	Full Field Internal device error Detected Already Flag.	R	0
	7	FF-IDH out	Full Field Internal device error Detected Here Flag.	R	0
	6	FF-EDA out	Full Field Error Detected Already Flag.	R	0
	5	FF-EDH out	Full Field Error Detected Here Flag.	R	0
	4	AP-UES out	Active Picture Unknown Error Status Flag.	R	0
	3	AP-IDA out	Active Picture Internal device error Detected Already Flag.	R	0
	2	AP-IDH out	Active Picture Internal device error Detected Here Flag.	R	0
	1	AP-EDA out	Active Picture Error Detected Already Flag.	R	0
	0	AP-EDH out	Active Picture Error Detected Here Flag.	R	0

GS1561

3.10 PARALLEL DATA OUTPUTS

Data outputs leave the device on the rising edge of PCLK as shown in Figure 11 and Figure 12.

The data may be scrambled or unscrambled, framed or unframed, and may be presented in 10-bit or 20-bit format. The output data bus width is controlled independently from the internal data bus width by the $20\text{bit}/\overline{10\text{bit}}$ input pin.

Likewise, the output data format is defined by the setting of the external $\text{SD}/\overline{\text{HD}}$, $\overline{\text{SMPTE_BYPASS}}$ and DVB_ASI pins. Recall that in slave mode, these pins are set by the application layer as inputs to the device. In master mode, however, the GS1561 sets these pins as output status signals.

3.10.1 Parallel Data Bus Buffers

The parallel data outputs of the GS1561 are driven by high-impedance buffers which support both LVTTTL and LVCMOS levels. These buffers use a separate power supply of +3.3V DC supplied via the IO_VDD and IO_GND pins.

All output buffers, including the PCLK output, may be driven to a high-impedance state if the $\overline{\text{RESET_TRST}}$ signal is asserted LOW.

Note that the timing characteristics of the parallel data output buffers are optimized for 10-bit HD operation. As shown in Figure 11, the output data hold time for HD is 1.5ns.

Due to this optimization, however, the output data hold time for SD data is so small that the rising edge of the PCLK is nearly incident with the data transition. To improve output hold time at SD rates, the PCLK output is inverted in SD mode, ($\text{SD}/\overline{\text{HD}} = \text{HIGH}$). This is shown in Figure 12.




Figure 11 HD PCLK to Data Timing




Figure 12 SD PCLK to Data Timing

3.10.2 Parallel Output in SMPTE Mode

When the device is operating in SMPTE mode, (see Section 3.6), both SD and HD data may be presented to the output bus in either multiplexed or demultiplexed form depending on the setting of the $20\text{bit}/\overline{10\text{bit}}$ input pin.

In 20-bit mode, ($20\text{bit}/\overline{10\text{bit}} = \text{HIGH}$), the output data will be word aligned, demultiplexed luma and chroma data. Luma words will always appear on $\text{DOUT}[19:10]$ while chroma words will occupy $\text{DOUT}[9:0]$.

In 10-bit mode, ($20\text{bit}/\overline{10\text{bit}} = \text{LOW}$), the output data will be word aligned, multiplexed luma and chroma data. The data will be presented on $\text{DOUT}[19:10]$, and the device will force $\text{DOUT}[9:0]$ LOW.

3.10.3 Parallel Output in DVB-ASI Mode

When operating in DVB-ASI mode, (see Section 3.7), the GS1561 automatically configures the output port for 10-bit operation regardless of the setting of the $20\text{bit}/\overline{10\text{bit}}$ pin.

The extracted 8-bit data words will be presented on $\text{DOUT}[17:10]$ such that $\text{DOUT}17 = \text{HOUT}$ is the most significant bit of the decoded transport stream data and $\text{DOUT}10 = \text{AOUT}$ is the least significant bit.

In addition, $\text{DOUT}19$ and $\text{DOUT}18$ will be configured as the DVB-ASI status signals SYNCOUT and WORDERR respectively. See Section 3.7.2 for a description of these DVB-ASI specific output signals.

$\text{DOUT}[9:0]$ will be forced LOW when the GS1561 is operating in DVB-ASI mode.

3.10.4 Parallel Output in Data-Through Mode

When operating in Data-Through mode, (see Section 3.8), the GS1561 presents data to the output data bus without performing any decoding, descrambling or word-alignment.

As described in Section 3.8, the data bus outputs will be forced to logic LOW if the device is set to operate in master mode but cannot identify SMPTE TRS ID or DVB-ASI sync words in the input data stream.

3.10.5 Parallel Output Clock (PCLK)

The frequency of the PCLK output signal of the GS1561 is determined by the output data format. Table 15 below lists the possible output signal formats and their corresponding parallel clock rates. Note that DVB-ASI output will always be in 10-bit format, regardless of the setting of the 20bit/10bit pin.

TABLE 15 PARALLEL DATA OUTPUT FORMAT

OUTPUT DATA FORMAT	STATUS / CONTROL SIGNALS*				DOUT [19:10]	DOUT [9:0]	PCLK
	20bit/10bit	SD/HD	SMPTE_BYPASS	DVB_ASI			
SMPTE MODE							
20bit DEMULTIPLEXED SD	HIGH	HIGH	HIGH	LOW	LUMA	CHROMA	13.5MHz
10bit MULTIPLEXED SD	LOW	HIGH			LUMA / CHROMA	FORCED LOW	27MHz
20bit DEMULTIPLEXED HD	HIGH	LOW			LUMA	CHROMA	74.25 or 74.25/1.001MHz
10bit MULTIPLEXED HD	LOW	LOW			LUMA / CHROMA	FORCED LOW	148.5 or 148.5/1.001MHz
DVB-ASI MODE							
10bit DVB-ASI	HIGH	HIGH	LOW	HIGH	DVB-ASI DATA	FORCED LOW	27MHz
	LOW						
DATA-THROUGH MODE**							
20bit DEMULTIPLEXED SD	HIGH	HIGH	LOW	LOW	DATA	DATA	13.5MHz
10bit MULTIPLEXED SD	LOW	HIGH			DATA	FORCED LOW	27MHz
20bit DEMULTIPLEXED HD	HIGH	LOW			DATA	DATA	74.25 or 74.25/1.001MHz
10bit MULTIPLEXED HD	LOW	LOW			DATA	FORCED LOW	148.5 or 148.5/1.001MHz

*NOTE1: Recall that SD/HD, SMPTE_BYPASS, and DVB_ASI are input control pins in slave mode to be set by the application layer, but are output status signals set by the device in master mode.

**NOTE 2: Data-Through mode is only available in slave mode (see Section 3.8).

3.11 GSPI HOST INTERFACE

The GSPI, or Genum Serial Peripheral Interface, is a 4-wire interface provided to allow the host to enable additional features of the device and /or to provide additional status information through configuration registers in the GS1561.

The GSPI comprises a serial data input signal SDIN, serial data output signal SDOUT, an active low chip select \overline{CS} , and a burst clock SCLK.

Because these pins are shared with the JTAG interface port, an additional control signal pin JTAG/ \overline{HOST} is provided. When JTAG/ \overline{HOST} is LOW, the GSPI interface is enabled.

When operating in GSPI mode, the SCLK, SDIN, and \overline{CS} signals are provided by the host interface. The SDOUT pin is a high-impedance output allowing multiple devices to be connected in parallel and selected via the \overline{CS} input. The interface is illustrated in Figure 13.

All read or write access to the GS1561 is initiated and terminated by the host processor. Each access always begins with a 16-bit command word on SDIN indicating the address of the register of interest. This is followed by a 16-bit data word on SDIN in write mode, or a 16-bit data word on SDOUT in read mode.




Figure 13 Genum Serial Peripheral Interface (GSPI)

3.11.1 Command Word Description

The command word is transmitted MSB first and contains a read/write bit, nine reserved bits and a 6-bit register address. Set R/W = '1' to read and R/W = '0' to write from the GSPI.

Command words are clocked into the GS1561 on the rising edge of the serial clock SCLK. The appropriate chip select, \overline{CS} , signal must be asserted low a minimum of 1.5ns (t_0 in Figure 16 and Figure 17) before the first clock edge to ensure proper operation.

Each command word must be followed by only one data word to ensure proper operation.



Figure 14 Command Word



Figure 15 Data Word

3.11.2 Data Read and Write Timing

Read and write mode timing for the GSPI interface is shown in Figure 16 and Figure 17 respectively. The maximum SCLK frequency allowed is 6.6MHz.

When writing to the registers via the GSPI, the MSB of the data word may be presented to SDIN immediately following the falling edge of the LSB of the command word. All SDIN data is sampled on the rising edge of SCLK.

When reading from the registers via the GSPI, the MSB of the data word will be available on SDOUT 12ns following the falling edge of the LSB of the command word, and thus may be read by the host on the very next rising edge of the clock. The remaining bits are clocked out by the GS1561 on the negative edges of SCLK.




Figure 16 GSPI Read Mode Timing




Figure 17 GSPI Write Mode Timing

3.11.3 Configuration and Status Registers

Table 16 summarizes the GS1561's internal status and configuration registers.

All of these registers are available to the host via the GSPI and are all individually addressable.

Where status registers contain less than the full 16 bits of information however, two or more registers may be combined at a single logical address.

TABLE 16 GS1561 INTERNAL REGISTERS

ADDRESS	REGISTER NAME	SEE SECTION
000h	IOPROC_DISABLE	Section 3.9.6
001h	ERROR_STATUS	Section 3.9.5
003h	EDH_FLAG	Section 3.9.7
004h	VIDEO_STANDARD	Section 3.9.4
005h - 009h	ANC_TYPE	Section 3.9.2.1
012h - 013h	VIDEO_FORMAT	Section 3.9.3
014h - 017h	RASTER_STRUCTURE	Section 3.9.4
018h - 025h	EDH_CALC_RANGES	Section 3.9.5.2
026h	ERROR_MASK	Section 3.9.5

3.12 JTAG

When the JTAG/ $\overline{\text{HOST}}$ input pin of the GS1561 is set HIGH, the host interface port will be configured for JTAG test operation. In this mode, pins 27 through 30 become TMS, TDO, TDI, and TCK. In addition, the $\overline{\text{RESET_TRST}}$ pin will operate as the test reset pin.

Boundary scan testing using the JTAG interface will be enabled in this mode.

There are two methods in which JTAG can be used on the GS1561:

1. As a stand-alone JTAG interface to be used at in-circuit ATE (Automatic Test Equipment) during PCB assembly; or
2. Under control of the host for applications such as system power on self tests.

When the JTAG tests are applied by ATE, care must be taken to disable any other devices driving the digital I/O pins. If the tests are to be applied only at ATE, this can be accomplished with tri-state buffers used in conjunction with the JTAG/ $\overline{\text{HOST}}$ input signal. This is shown in Figure 18.




Figure 18 In-Circuit JTAG

Alternatively, if the test capabilities are to be used in the system, the host may still control the JTAG/ $\overline{\text{HOST}}$ input signal, but some means for tri-stating the host must exist in order to use the interface at ATE. This is represented in Figure 19.




Figure 19 System JTAG

Please contact your Gennum representative to obtain the BSDL model for the GS1561.

3.13 DEVICE POWER UP

Because the GS1561 is designed to operate in a multi-volt environment, any power up sequence is allowed. The charge pump, phase detector, core logic, serial digital input/output buffers and digital I/O buffers should all be powered up within 1ms of one another.

Device pins may also be driven prior to power up without causing damage.

To ensure that all internal registers are cleared upon power-up, the application layer must hold the $\overline{\text{RESET_TRST}}$ signal LOW for a minimum of 1ms after the core power supply has reached the minimum level specified in the DC Electrical Characteristics Table. See Section 2.2. See Figure 20.

3.14 DEVICE RESET

In order to initialize all internal operating conditions to their default states the application layer must hold the $\overline{\text{RESET_TRST}}$ signal LOW for a minimum of $t_{\text{reset}} = 1\text{ms}$.

When held in reset, all device outputs will be driven to a high-impedance state.






Figure 20 Reset Pulse

4. APPLICATION REFERENCE DESIGN

4.1 TYPICAL APPLICATION CIRCUIT (PART A)



4.2 TYPICAL APPLICATION CIRCUIT (PART B)



5. REFERENCES & RELEVANT STANDARDS

SMPTE 125M	Component video signal 4:2:2 – bit parallel interface
SMPTE 260M	1125 / 60 high definition production system – digital representation and bit parallel interface
SMPTE 267M	Bit parallel digital interface – component video signal 4:2:2 16 x 9 aspect ratio
SMPTE 274M	1920 x 1080 scanning analog and parallel digital interfaces for multiple picture rates
SMPTE 291M	Ancillary Data Packet and Space Formatting
SMPTE 292M	Bit-Serial Digital Interface for High-Definition Television Systems
SMPTE 293M	720 x 483 active line at 59.94 Hz progressive scan production – digital representation
SMPTE 296M	1280 x 720 scanning, analog and digital representation and analog interface
SMPTE 352M	Video Payload Identification for Digital Television Interfaces
SMPTE RP165	Error Detection Checkwords and Status Flags for Use in Bit-Serial Digital Interfaces for Television
SMPTE RP168	Definition of Vertical Interval Switching Point for Synchronous Video Switching

6. PACKAGE & ORDERING INFORMATION

6.1 PACKAGE DIMENSIONS




Table X

SYMBOL	MILLIMETER			INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	—	—	1.60	—	—	0.063
A1	0.05	—	0.15	0.002	—	0.006
A2	1.35	1.40	1.45	0.053	0.055	0.057
D	16.00 BSC.			0.630 BSC.		
D1	14.00 BSC.			0.551 BSC.		
E	16.00 BSC.			0.630 BSC.		
E1	14.00 BSC.			0.551 BSC.		
R2	0.08	—	0.20	0.003	—	0.008
R1	0.08	—	—	0.003	—	—
θ	0°	3.5°	7°	0°	3.5°	7°
θ_1	0°	—	—	0°	—	—
θ_2	11°	12°	13°	11°	12°	13°
θ_3	11°	12°	13°	11°	12°	13°
c	0.09	—	0.20	0.004	—	0.008
L	0.45	0.60	0.75	0.018	0.024	0.030
L1	1.00 REF			0.39 REF		
S	0.20	—	—	0.008	—	—

CONTROL DIMENSIONS ARE IN MILLIMETERS.




Table Y

SYMBOL	80L					
	MILLIMETER			INCH		
	MIN	NOM	MAX	MIN	NOM	MAX
b	0.22	0.30	0.38	0.009	0.012	0.015
e	0.65 BSC			0.026 BSC		
D2	12.35			0.486		
E2	12.35			0.486		
TOLERANCES OF FORM AND POSITION						
aaa	0.20			0.008		
bbb	0.20			0.008		
ccc	0.10			0.004		
ddd	0.13			0.005		

NOTES:

Diagram shown is representative only. Table X is fixed for all pin sizes, and Table Y is specific to the 80-pin package.

- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PER SIDE. D1 AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM b DIMENSION BY MORE THAN 0.08mm. DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD IS 0.07mm FOR 0.4mm AND 0.5mm PITCH PACKAGES.

6.2 ORDERING INFORMATION

PART NUMBER	PACKAGE	TEMPERATURE RANGE
GS1561-CF	80-pin LQFP	0°C to 70°C

7. REVISION HISTORY

VERSION	ECR	DATE	CHANGES AND/OR MODIFICATIONS
A	120494	October 2002	New Document
0	130129	May 2003	Condensed front page description. Edited pin descriptions and AC/DC Characteristics tables. Corrected HOST interface maps. Added detailed descriptions of all major functional blocks. Changed GSPI timing diagrams. Updated typical application circuit. Added reference list. Cleaned up host interface tables, added missing information, corrected pin names and other minor typos.
1	130802	July 2003	Added Section 3.14.

DOCUMENT IDENTIFICATION

PRELIMINARY DATA SHEET

The product is in a preproduction phase and specifications are subject to change without notice.

CAUTION

ELECTROSTATIC
SENSITIVE DEVICES

DO NOT OPEN PACKAGES OR HANDLE
EXCEPT AT A STATIC-FREE WORKSTATION



GENNUM CORPORATION

MAILING ADDRESS:
P.O. Box 489, Stn. A, Burlington, Ontario, Canada L7R 3Y3
Tel. +1 (905) 632-2996 Fax. +1 (905) 632-5946

SHIPPING ADDRESS:
970 Fraser Drive, Burlington, Ontario, Canada L7L 5P5

GENNUM JAPAN CORPORATION

Shinjuku Green Tower Building 27F, 6-14-1, Nishi Shinjuku,
Shinjuku-ku, Tokyo, 160-0023 Japan
Tel. +81 (03) 3349-5501, Fax. +81 (03) 3349-5505

GENNUM UK LIMITED

25 Long Garden Walk, Farnham, Surrey, England GU9 7HX
Tel. +44 (0)1252 747 000 Fax +44 (0)1252 726 523

Gennum Corporation assumes no responsibility for the use of any circuits described herein and makes no representations that they are free from patent infringement.

© Copyright March 2003 Gennum Corporation. All rights reserved. Printed in Canada.