


4-bit Single Chip Microcomputer



- Core CPU Architecture
- Dual Slope Type A/D Converter
- Reference Voltage Generation Circuit
- General Purpose Operating Amplifier
- SVD Circuit

■ DESCRIPTION

The E0C6274 is a single-chip microcomputer made up of the 4-bit core CPU E0C6200A, ROM, RAM, LCD driver, input ports, output ports, I/O ports, clock timer, stopwatch timer, programmable timer, clock-synchronized serial interface, general purpose operational amplifier, dual slope type A/D converter and watchdog timer. Because of its low-voltage operation and low power consumption, this series is ideal for a wide range of applications, and is especially suitable for battery-driven systems.


■ FEATURES

- CMOS LSI 4-bit parallel processing
- Clock 32.768kHz/1MHz (Typ.)
- Instruction set 109 instructions
- Instruction execution time When operated 32kHz: 153μsec, 214μsec, 366μsec
When operated 1MHz : 5μsec, 7μsec, 12μsec
- ROM capacity 4,096 words, 12 bits per word
- RAM capacity 512 words, 4 bits per word
- A/D converter Dual slope A/D converter
Resolution/conversion speed: programmable
(Need changed external parts)
6400 count: 500ms/3200 count: 250ms
1600 count: 125ms/800 count: 62.5ms
A/D conversion accuracy: ±0.2%
(Zone of temperature: 0°C to 50°C)
Analog measuring: programmable
(Voltage/difference voltage/resistor: measuring)
Analog voltage inputs: 5 channels
Reference voltage generation circuit
Middle electric potential (GND) generation circuit
- Built-in operational amplifier 2 MOS input Op-Amps
- Input port 5 bits
(Selected by mask option: with or without pull-up resistor)
- Output port 4 bits
(Clock output and buzzer output are available by mask option)
- Built-in stopwatch timer
- Built-in watchdog timer
- I/O port 12 bits
(Combine serial I/O ports clock: changed through software)
- Serial I/O port 1 port (Clock synchronous/8 bits)
- LCD driver Either 32 segments × 1, 2, 3 or 4 commons
(Selected through software)
Regulated voltage circuit and booster voltage circuit built-in
(Correspond to 3.0V to 4.5V LCD: VR adjustment)
- Timer Time base counter 2ch.
Programmable timer/event counter (8 bits) 1ch.


E0C6274

- Supply voltage detective (SVD)
 - circuit built-in2.3V/2.4V/2.5V/2.6V Programmable (accuracy ± 100mV)
- Interrupts
 - External : Input interrupt 2 lines
 - Internal : Timer interrupt 3 lines
 - Serial I/O interrupt 1 line
 - A/D interrupt 1 line
- Supply voltage
 - Operating : 2.4V to 5.5V (Single external power supply)
 - No operating : 1.8V to 5.5V (Single external power supply)
- Current consumption
 - SLEEP mode : 0.7µA (3V, stop oscillation)
 - HALT mode : 2.0µA (3V, 32kHz)
 - OPERATING mode : 6.0µA (3V, 32kHz)
 - : 200µA (3V, 1MHz)
 - (A/D operation) : 306µA (3V, 32kHz)
 - : 506µA (3V, 32kHz, operated OP-AMP)
- Package
 - QFP5-100pin (plastic), QFP15-100pin (plastic)
 - Die form

■ BLOCK DIAGRAM




■ PIN CONFIGURATION



| No. | Pin name | No. | Pin name | No. | Pin name | No. | Pin name |
|-----|----------|-----|----------|-----|----------|-----|----------|
| 1 | K02 | 26 | P22 | 51 | SEG10 | 76 | AI3 |
| 2 | K01 | 27 | P23 | 52 | SEG11 | 77 | AI2 |
| 3 | K00 | 28 | RESET | 53 | SEG12 | 78 | VSSA |
| 4 | N.C. | 29 | TEST | 54 | SEG13 | 79 | AI1 |
| 5 | N.C. | 30 | CC | 55 | SEG14 | 80 | AI0 |
| 6 | Vss | 31 | CB | 56 | SEG15 | 81 | CI |
| 7 | OSC1 | 32 | CA | 57 | SEG16 | 82 | CAZ |
| 8 | OSC2 | 33 | Vc3 | 58 | SEG17 | 83 | BF |
| 9 | OSC3 | 34 | Vc2 | 59 | SEG18 | 84 | RI |
| 10 | OSC4 | 35 | Vc1 | 60 | SEG19 | 85 | CH |
| 11 | VDD | 36 | VCA | 61 | SEG20 | 86 | CL |
| 12 | R03 | 37 | COM3 | 62 | SEG21 | 87 | GND |
| 13 | R02 | 38 | COM2 | 63 | SEG22 | 88 | VDDA |
| 14 | R01 | 39 | COM1 | 64 | SEG23 | 89 | AOUT0 |
| 15 | R00 | 40 | COM0 | 65 | SEG24 | 90 | AIPO |
| 16 | P00 | 41 | SEG0 | 66 | SEG25 | 91 | AIM0 |
| 17 | P01 | 42 | SEG1 | 67 | SEG26 | 92 | AIP1 |
| 18 | P02 | 43 | SEG2 | 68 | SEG27 | 93 | AIM1 |
| 19 | P03 | 44 | SEG3 | 69 | SEG28 | 94 | AOUT1 |
| 20 | P10 | 45 | SEG4 | 70 | SEG29 | 95 | VR1 |
| 21 | P11 | 46 | SEG5 | 71 | SEG30 | 96 | VR2 |
| 22 | P12 | 47 | SEG6 | 72 | SEG31 | 97 | VRA |
| 23 | P13 | 48 | SEG7 | 73 | CO | 98 | VD1 |
| 24 | P20 | 49 | SEG8 | 74 | AIF | 99 | K10 |
| 25 | P21 | 50 | SEG9 | 75 | AI4 | 100 | K03 |

N.C. = No Connection



| No. | Pin name | No. | Pin name | No. | Pin name | No. | Pin name |
|-----|----------|-----|----------|-----|----------|-----|----------|
| 1 | K00 | 26 | RESET | 51 | SEG12 | 76 | VSSA |
| 2 | N.C. | 27 | TEST | 52 | SEG13 | 77 | AI1 |
| 3 | N.C. | 28 | CC | 53 | SEG14 | 78 | AI0 |
| 4 | Vss | 29 | CB | 54 | SEG15 | 79 | CI |
| 5 | OSC1 | 30 | CA | 55 | SEG16 | 80 | CAZ |
| 6 | OSC2 | 31 | Vc3 | 56 | SEG17 | 81 | BF |
| 7 | OSC3 | 32 | Vc2 | 57 | SEG18 | 82 | RI |
| 8 | OSC4 | 33 | Vc1 | 58 | SEG19 | 83 | CH |
| 9 | VDD | 34 | VCA | 59 | SEG20 | 84 | CL |
| 10 | R03 | 35 | COM3 | 60 | SEG21 | 85 | GND |
| 11 | R02 | 36 | COM2 | 61 | SEG22 | 86 | VDDA |
| 12 | R01 | 37 | COM1 | 62 | SEG23 | 87 | AOUT0 |
| 13 | R00 | 38 | COM0 | 63 | SEG24 | 88 | AIPO |
| 14 | P00 | 39 | SEG0 | 64 | SEG25 | 89 | AIM0 |
| 15 | P01 | 40 | SEG1 | 65 | SEG26 | 90 | AIP1 |
| 16 | P02 | 41 | SEG2 | 66 | SEG27 | 91 | AIM1 |
| 17 | P03 | 42 | SEG3 | 67 | SEG28 | 92 | AOUT1 |
| 18 | P10 | 43 | SEG4 | 68 | SEG29 | 93 | VR1 |
| 19 | P11 | 44 | SEG5 | 69 | SEG30 | 94 | VR2 |
| 20 | P12 | 45 | SEG6 | 70 | SEG31 | 95 | VRA |
| 21 | P13 | 46 | SEG7 | 71 | CO | 96 | VD1 |
| 22 | P20 | 47 | SEG8 | 72 | AIF | 97 | K10 |
| 23 | P21 | 48 | SEG9 | 73 | AI4 | 98 | K03 |
| 24 | P22 | 49 | SEG10 | 74 | AI3 | 99 | K02 |
| 25 | P23 | 50 | SEG11 | 75 | AI2 | 100 | K01 |

N.C. = No Connection

■ PIN DESCRIPTION

| Pin name | Pin No. | | In/Out | Function |
|----------|---------------|---------------|--------|-----------------------------------------------------------------------------|
| | QFP5-100pin | QFP15-100pin | | |
| VDD | 11 | 9 | (I) | Power source (+) terminal |
| VSS | 6 | 4 | (I) | Power source (-) terminal |
| VDDA | 88 | 86 | (I) | Analog system power source (+) terminal |
| VSSA | 78 | 76 | (I) | Analog system power source (-) terminal |
| GND | 87 | 85 | (I/O) | Analog system ground terminal |
| VD1 | 98 | 96 | – | Oscillation and internal logic system regulated voltage output terminal |
| VC1 | 35 | 33 | – | LCD system regulated voltage output terminal |
| VC2 | 34 | 32 | – | LCD system booster output terminal (VC1 x 2) |
| VC3 | 33 | 31 | – | LCD system booster output terminal (VC1 x 3) |
| VCA | 36 | 34 | – | LCD system voltage adjustment terminal |
| CA-CC | 32-30 | 30-28 | – | Booster capacitor connecting terminal |
| OSC1 | 7 | 5 | I | Crystal oscillation input terminal |
| OSC2 | 8 | 6 | O | Crystal oscillation output terminal |
| OSC3 | 9 | 7 | I | Ceramic or CR oscillation input terminal (selected by mask option) |
| OSC4 | 10 | 8 | O | Ceramic or CR oscillation output terminal (selected by mask option) |
| K00-K10 | 3-1, 100, 99 | 1, 100-97 | I | Input terminal |
| P00-P13 | 16-23 | 14-21 | I/O | I/O terminal |
| P20-P23 | 24-27 | 22-25 | I/O | I/O terminal or serial input/output terminal |
| R00-R03 | 15-12 | 13-10 | O | Output terminal (DC, buzzer or clock output may be selected by mask option) |
| COM0-3 | 40-37 | 38-35 | O | LCD common output terminal |
| SEG0-31 | 41-72 | 39-70 | O | LCD segment output terminal (Convertible to DC output by mask option) |
| AI0-AI4 | 80, 79, 77-75 | 78, 77, 75-73 | I | Analog input terminal |
| AIF | 74 | 72 | – | Analog input filter condenser connecting terminal |
| CAZ | 82 | 80 | – | Auto zero adjustment condenser connecting terminal |
| CI | 81 | 79 | – | Integral condenser connecting terminal |
| RI | 84 | 82 | – | Integral resistance connecting terminal |
| BF | 83 | 81 | – | Buffer amplifier output terminal |
| CO | 73 | 71 | – | Testing output terminal |
| CH | 85 | 83 | – | Reference voltage control condenser connecting terminal |
| CL | 86 | 84 | – | Reference voltage control condenser connecting terminal |
| VR1 | 95 | 93 | (I) | Reference voltage for resistance measurement |
| VR2 | 96 | 94 | (I) | Reference voltage for voltage measurement |
| VRA | 97 | 95 | – | Reference voltage adjustment terminal |
| AIP0 | 90 | 88 | I | AMP 0 non-inverted input terminal |
| AIM0 | 91 | 89 | I | AMP 0 inverted input terminal |
| AOUT0 | 89 | 87 | O | AMP 0 output terminal |
| AIP1 | 92 | 90 | I | AMP 1 non-inverted input terminal |
| AIM1 | 93 | 91 | I | AMP 1 inverted input terminal |
| AOUT1 | 94 | 92 | O | AMP 1 output terminal |
| RESET | 28 | 26 | I | Initial reset input terminal |
| TEST | 29 | 27 | I | Test input terminal |

■ ELECTRICAL CHARACTERISTICS

● Absolute Maximum Ratings

(V_{SS}=0V)

| Rating | Symbol | Value | Unit |
|-------------------------------------|--------------------|-------------------------------|------|
| Supply voltage | V _{DD} | -0.5 to 7.0 | V |
| Input voltage (1) | V _I | -0.5 to V _{DD} + 0.3 | V |
| Input voltage (2) | V _I osc | -0.5 to V _{D1} + 0.3 | V |
| Permissible total output current *1 | ΣI _{VDD} | 10 | mA |
| Operating temperature (1) | Topr1 | -20 to 70 | °C |
| Operating temperature (2) *2 | Topr2 | 0 to 50 | °C |
| Storage temperature | Tstg | -65 to 150 | °C |
| Soldering temperature / Time | Tsol | 260°C, 10sec (lead section) | – |
| Permissible dissipation *3 | P _D | 250 | mW |

*1: The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pins (or is draw in).

*2: The A/D converter and AMP circuit are ON status.

*3: In case of plastic package (QFP5-100pin, QFP15-100pin).

● Recommended Operating Conditions

| Condition | Symbol | Remark | Min. | Typ. | Max. | Unit |
|---------------------------|-----------------|--------------------------------------------------------|------|--------|-------|------|
| Supply voltage | V _{DD} | V _{SS} =0V | 2.2 | 3.0 | 5.5 | V |
| | | V _{SS} =0V, When A/D converter or AMP is used | 2.4 | 3.0 | 5.5 | V |
| Oscillation frequency (1) | fosc1 | | – | 32.768 | – | kHz |
| Oscillation frequency (2) | fosc3 | duty 50±5% | 50 | 1,000 | 1,300 | kHz |

● DC Characteristics

(Unless otherwise specified: $V_{DD}=3.0V$, $V_{SS}=0V$, $f_{osc1}=32.768kHz$, $T_a=25^{\circ}C$, $V_{D1}/V_{C1}-V_{C3}$ are internal voltage, $C1-C6=0.1\mu F$)

| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit |
|-----------------------------------------------|-----------|------------------------------------------------------------------------------------------------------------|--------------------|------|--------------------|---------|
| High level input voltage (1) | V_{IH1} | K00-K03, K10, SIN, SCLK P00-P03, P10-P13, P20-P23 | $0.8 \cdot V_{DD}$ | | V_{DD} | V |
| High level input voltage (2) | V_{IH2} | RESET, TEST | $0.9 \cdot V_{DD}$ | | V_{DD} | V |
| Low level input voltage (1) | V_{IL1} | K00-K03, K10, SIN, SCLK P00-P03, P10-P13, P20-P23 | 0 | | $0.2 \cdot V_{DD}$ | V |
| Low level input voltage (2) | V_{IL2} | RESET, TEST | 0 | | $0.1 \cdot V_{DD}$ | V |
| High level input current | I_{IH} | $V_{IH}=3.0V$ K00-K03, K10, SIN, SCLK P00-P03, P10-P13, P20-P23 RESET, TEST | 0 | | 0.5 | μA |
| Low level input current (1) | I_{IL1} | $V_{IL1}=V_{SS}$ With pull up resistor K00-K03, K10, SIN, SCLK P00-P03, P10-P13, P20-P23 RESET | -20 | -10 | -5 | μA |
| Low level input current (2) | I_{IL2} | $V_{IL2}=V_{SS}$ No pull up resistor K00-K03, K10, SIN, SCLK P00-P03, P10-P13, P20-P23 | -0.5 | | 0 | μA |
| High level output current (1) | I_{OH1} | $V_{OH1}=0.9 \cdot V_{DD}$ R00, R01, P00-P03, P10-P13 P20-P23, SOUT, SCLK, SRDY | | | -0.9 | mA |
| High level output current (2) | I_{OH2} | $V_{OH2}=0.9 \cdot V_{DD}$ R02, R03 | | | -1.8 | mA |
| Low level output current (1) | I_{OL1} | $V_{OL1}=0.1 \cdot V_{DD}$ R00, R01, P00-P03, P10-P13 P20-P23, SOUT, SCLK, SRDY | 3.0 | | | mA |
| Low level output current (2) | I_{OL2} | $V_{OL2}=0.1 \cdot V_{DD}$ R02, R03 | 6.0 | | | mA |
| Common output current | I_{OH3} | $V_{OH3}=V_{C3}-0.05V$ COM0-COM3 | | | -3 | μA |
| | I_{OL3} | $V_{OL3}=0.05V$ | 3 | | | μA |
| Segment output current (during LCD output) | I_{OH4} | $V_{OH4}=V_{C3}-0.05V$ SEG0-SEG31 | | | -3 | μA |
| | I_{OL4} | $V_{OL4}=0.05V$ | 3 | | | μA |
| Segment output current (during DC output) | I_{OH5} | $V_{OH5}=0.9 \cdot V_{DD}$ SEG0-SEG31 | | | -0.2 | mA |
| | I_{OL5} | $V_{OL5}=0.1 \cdot V_{DD}$ | 0.2 | | | mA |

● Analog Circuit Characteristics and Current Consumption

(Unless otherwise specified: $V_{DD}=V_{DDA}=3.0V$, $V_{SS}=V_{SSA}=0V$, $f_{osc1}=32.768kHz$, $T_a=25^{\circ}C$, $C_G=25pF$, $V_{D1}/V_{C1}-V_{C3}$ are internal voltage, $C1-C6=0.1\mu F$)

| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit |
|-----------------------------|-----------|----------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------|---------|----------------------------|---------|
| Internal voltage | V_{C1} | $V_{CA}=V_{C1}$, $I_{C1}=-5\mu A$ | 0.95 | 1.05 | 1.15 | V |
| | V_{C2} | Connect $1M\Omega$ load resistor between V_{SS} and V_{C2} (without panel load) | $2 \cdot V_{C1}$ $\times 0.9$ | | $2 \cdot V_{C1}$ $+0.1$ | V |
| | V_{C3} | Connect $1M\Omega$ load resistor between V_{SS} and V_{C3} (without panel load) | $3 \cdot V_{C1}$ $\times 0.9$ | | $3 \cdot V_{C1}$ $+0.1$ | V |
| SVD voltage | V_{SVD} | SVDS="0" | 2.5 | 2.6 | 2.7 | V |
| | | SVDS="1" | 2.4 | 2.5 | 2.6 | V |
| | | SVDS="2" | 2.3 | 2.4 | 2.5 | V |
| | | SVDS="3" | 2.2 | 2.3 | 2.4 | V |
| SVD circuit response time | t_{SVD} | | | 100 | μS | |
| Current consumption | I_{OP} | During SLEEP | | 0.7 | 2.0 | μA |
| | | During HALT (32kHz) | | 2.0 | 7.0 | μA |
| | | During execution (32kHz) *1 | Current that flows in external parts (loads) such as the LCD panel is not included. | 6.0 | 15.0 | μA |
| | | During execution (1MHz) *1 | | 200 | 500 | μA |
| | | During execution (32kHz) *2 | | 306 | 915 | μA |
| | | During execution (32kHz) *3 | | 506 | 1515 | μA |
| During execution (32kHz) *4 | 16.0 | 45.0 | | μA | | |

*1: The SVD, A/D converter and AMP circuits are OFF status.

*2: The A/D converter (reference voltage V_{R1} and middle electric potential GND are supplied from outside) is ON status. The SVD and AMP circuits are OFF status.

*3: The A/D converter (reference voltage V_{R1} and middle electric potential GND are supplied from outside) and AMP circuits (2 systems) are ON status. The SVD circuit is OFF status.

*4: The SVD circuit is ON status. The A/D converter and AMP circuits are OFF status.

E0C6274

A/D converter


(Unless otherwise specified: $V_{DD}=V_{DDA}=3.0V$, $V_{SS}=V_{SSA}=0V$, $f_{OSC1}=32.768kHz$, $T_a=25^\circ C$, $C_G=25pF$, $V_{D1}/V_{C1}-V_{C3}$ are internal voltage, $C1-C6=0.1\mu F$)

| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit | |
|---------------------------|--------|-----------------------------------------------------------------------------|----------------------------------|------|---------|----------|-------|
| Absolute error | EV1 | Voltage measurement mode | 6400 counts, $R_I = 680 k\Omega$ | 0 | ± 3 | ± 13 | Count |
| | | | 3200 counts, $R_I = 330 k\Omega$ | 0 | ± 2 | ± 7 | |
| | | | 1600 counts, $R_I = 180 k\Omega$ | 0 | ± 1 | ± 4 | |
| | | | 800 counts, $R_I = 82 k\Omega$ | 0 | ± 1 | ± 4 | |
| | ED1 | Differential voltage measurement mode | 6400 counts, $R_I = 680 k\Omega$ | 0 | ± 4 | ± 16 | Count |
| | | | 3200 counts, $R_I = 330 k\Omega$ | 0 | ± 2 | ± 8 | |
| | | | 1600 counts, $R_I = 180 k\Omega$ | 0 | ± 1 | ± 5 | |
| | | | 800 counts, $R_I = 82 k\Omega$ | 0 | ± 1 | ± 5 | |
| | ER1 | Resistance measurement mode | 6400 counts, $R_I = 680 k\Omega$ | 0 | ± 9 | ± 20 | Count |
| | | | 3200 counts, $R_I = 330 k\Omega$ | 0 | ± 4 | ± 10 | |
| | | | 1600 counts, $R_I = 180 k\Omega$ | 0 | ± 2 | ± 5 | |
| | | | 800 counts, $R_I = 82 k\Omega$ | 0 | ± 2 | ± 5 | |
| Zero point error | EZV1 | Voltage measurement mode | 6400 counts, $R_I = 680 k\Omega$ | 0 | 0 | ± 4 | Count |
| | | | 3200 counts, $R_I = 330 k\Omega$ | 0 | 0 | ± 2 | |
| | | | 1600 counts, $R_I = 180 k\Omega$ | 0 | 0 | ± 2 | |
| | | | 800 counts, $R_I = 82 k\Omega$ | 0 | 0 | ± 2 | |
| | EZD1 | Differential voltage measurement mode | 6400 counts, $R_I = 680 k\Omega$ | 0 | 1 | ± 5 | Count |
| | | | 3200 counts, $R_I = 330 k\Omega$ | 0 | 0 | ± 3 | |
| | | | 1600 counts, $R_I = 180 k\Omega$ | 0 | 0 | ± 3 | |
| | | | 800 counts, $R_I = 82 k\Omega$ | 0 | 0 | ± 3 | |
| Polarity error | EPV1 | Voltage measurement mode | 6400 counts, $R_I = 680 k\Omega$ | 0 | ± 4 | ± 11 | Count |
| | | | 3200 counts, $R_I = 330 k\Omega$ | 0 | ± 2 | ± 6 | |
| | | | 1600 counts, $R_I = 180 k\Omega$ | 0 | ± 1 | ± 4 | |
| | | | 800 counts, $R_I = 82 k\Omega$ | 0 | ± 1 | ± 4 | |
| | EPD1 | Differential voltage measurement mode | 6400 counts, $R_I = 680 k\Omega$ | 0 | ± 4 | ± 13 | Count |
| | | | 3200 counts, $R_I = 330 k\Omega$ | 0 | ± 2 | ± 7 | |
| | | | 1600 counts, $R_I = 180 k\Omega$ | 0 | ± 1 | ± 5 | |
| | | | 800 counts, $R_I = 82 k\Omega$ | 0 | ± 1 | ± 5 | |
| Linearity error | ELV1 | Voltage measurement mode | 6400 counts, $R_I = 680 k\Omega$ | 0 | ± 1 | ± 8 | Count |
| | | | 3200 counts, $R_I = 330 k\Omega$ | 0 | ± 1 | ± 4 | |
| | | | 1600 counts, $R_I = 180 k\Omega$ | 0 | ± 1 | ± 3 | |
| | | | 800 counts, $R_I = 82 k\Omega$ | 0 | ± 1 | ± 3 | |
| | ELD1 | Differential voltage measurement mode | 6400 counts, $R_I = 680 k\Omega$ | 0 | ± 2 | ± 10 | Count |
| | | | 3200 counts, $R_I = 330 k\Omega$ | 0 | ± 1 | ± 5 | |
| | | | 1600 counts, $R_I = 180 k\Omega$ | 0 | ± 1 | ± 3 | |
| | | | 800 counts, $R_I = 82 k\Omega$ | 0 | ± 1 | ± 3 | |
| | ELR1 | Resistance measurement mode | 6400 counts, $R_I = 680 k\Omega$ | 0 | ± 2 | ± 10 | Count |
| | | | 3200 counts, $R_I = 330 k\Omega$ | 0 | ± 1 | ± 5 | |
| | | | 1600 counts, $R_I = 180 k\Omega$ | 0 | ± 1 | ± 3 | |
| | | | 800 counts, $R_I = 82 k\Omega$ | 0 | ± 1 | ± 3 | |
| Power current consumption | IAD | $T_a = 25^\circ C$ Current that flows in external parts is not included. | | 300 | 900 | μA | |


* In case of the voltage measurement mode or differential voltage measurement mode, the reference voltage V_{R2} is adjusted so that the measurement error (absolute error E) of the A/D converter becomes minimum when $T_a=25^\circ C$, $V_{DD}=V_{DDA}=3A$, input voltage $V_{IN}=+320mV$. Error and deviation by the reference voltage V_{R2} are not included.

[Reference curves]

Absolute error E




Zero point error Ez




* There is no standard in the resistance measurement mode because 0 mV input has been inhibited.

Polarity error EP



* There is no standard in the resistance measurement mode because it is - (minus) input only.

Linearity error EL



* In the resistance measurement mode, the straight line linked two points at -6400 counts and 0 count.

Reference voltage generation circuit

(Unless otherwise specified: $V_{DD}=V_{DDA}=3.0V$, $V_{SS}=V_{SSA}=0V$, $f_{OSC1}=32.768kHz$, $T_a=25^{\circ}C$, $C_G=25pF$, $V_{D1}/V_{C1}-V_{C3}$ are internal voltage, $C1-C6=0.1\mu F$)

| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit | |
|--------------------------------|------------------|---------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------|------------|------|---------|--------|
| Output voltage (1) | V_{R1O} | GND reference, Internal adjustment mode $V_{RON} = V_{RAON} = "1"$ | | -475 | | mV | |
| Output voltage (2) | V_{R2O} | GND reference, Internal adjustment mode $V_{RON} = V_{RAON} = "1"$ | -1.0 | (-163.8mV) | 1.0 | % | |
| Input voltage | V_{R1I} | GND reference, External adjustment mode $V_{RON} = V_{RAON} = "0"$, (Input voltage when the measurement error becomes minimum) | | -475 | | mV | |
| Input current | $ I_{VR1} $ | External adjustment mode A/D related are all OFF. $V_{RON} = V_{RAON} = "0"$ Current that flows in external parts is not included. | 0 | | 1.0 | μA | |
| Temperature characteristics | V_{R2}/T_a | Ta = 0 to 50°C (25°C standard) $V_{RON} = "1"$ | Internal adjustment mode $V_{RAON} = "1"$ | -300 | 150 | 600 | ppm/°C |
| | | | External adjustment mode $V_{RAON} = "0"$ | -300 | 150 | 600 | |
| Supply voltage characteristics | V_{R2}/V_{DDA} | $V_{DDA} = 2.4$ to 5.5 V $V_{RON} = "1"$ | Internal adjustment mode $V_{RAON} = "1"$ | -0.30 | 0 | 0.30 | %FS |
| | | | External adjustment mode $V_{RAON} = "0"$ | -0.15 | 0 | 0.15 | |
| Power current consumption | I_{AD1} | Internal adjustment mode $V_{RON} = V_{RAON} = "1"$ | | 10.0 | 30.0 | μA | |
| | I_{AD2} | External adjustment mode $V_{RON} = "1"$, $V_{RAON} = "0"$ | | 2.0 | 5.0 | | |

* Error, deviation and power current consumption by external parts are not included.

Middle electric potential (GND) generation circuit

(Unless otherwise specified: $V_{DD}=V_{DDA}=3.0V$, $V_{SS}=V_{SSA}=0V$, $f_{OSC1}=32.768kHz$, $T_a=25^{\circ}C$, $C_G=25pF$, $V_{D1}/V_{C1}-V_{C3}$ are internal voltage, $C1-C6=0.1\mu F$)

| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit |
|--------------------------------|---------------|----------------------------------------------------------------------------------------------------|----------------------|-------------|----------------------|---------|
| Output voltage | GND_O | $GNDON = "01, 10, 11"$ | $V_{DDA}/2$ -0.05 | $V_{DDA}/2$ | $V_{DDA}/2$ +0.05 | V |
| Input voltage | GND_I | $GNDON = "00"$ | $V_{DDA}/2$ -0.05 | $V_{DDA}/2$ | $V_{DDA}/2$ +0.05 | V |
| Input current | $ I_{GND} $ | $GNDON = "00"$, A/D related are all OFF. Current that flows in external parts is not included. | 0 | | 1.0 | μA |
| High level output current | I_{OH} | $GNDON = "01, 10, 11"$ $V_{OH} = GND - 10$ mV | | | -100 | μA |
| Low level output current (1) | I_{OL1} | $GNDON = "01"$ $V_{OL1} = GND + 10$ mV | 10.0 | | | μA |
| Low level output current (2) | I_{OL2} | $GNDON = "10"$ $V_{OL2} = GND + 10$ mV | 20.0 | | | μA |
| Low level output current (3) | I_{OL3} | $GNDON = "11"$ $V_{OL3} = GND + 10$ mV | 40.0 | | | μA |
| Temperature characteristics | GND/T_a | Ta = 0 to 50°C (25°C standard) $GNDON = "01, 10, 11"$ | -30 | | 30 | ppm/°C |
| Supply voltage characteristics | GND/V_{DDA} | $V_{DDA} = 2.4$ to 5.5 V $GNDON = "01, 10, 11"$ | | 0.5 | 10.0 | mV/V |
| Power current consumption | I_{GND1} | $GNDON = "01"$ | | 125 | 500 | μA |
| | I_{GND2} | $GNDON = "10"$ | | 250 | 1000 | |
| | I_{GND3} | $GNDON = "11"$ | | 500 | 2000 | |

* $GNDON$ is mark of $GNDON1$ or $GNDON0$.

General-purpose operational amplifier


(Unless otherwise specified: $V_{DD}=V_{DDA}=3.0V$, $V_{SS}=V_{SSA}=0V$, $f_{OSC1}=32.768kHz$, $T_a=25^{\circ}C$, $C_G=25pF$, $V_{D1}/V_{C1}-V_{C3}$ are internal voltage, $C1-C6=0.1\mu F$)

| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit | |
|---------------------------|--------|------------------------------------------------------------------------------------------|---------------------|------|---------------------|---------|-------------|
| High level output voltage | VOHA | AMPONx = "1", $V_{AIM} = GND$ $V_{AIP} = GND + 10 mV$, $I_{OHA} = -10 \mu A$ | $0.9 \cdot V_{DDA}$ | | V_{DDA} | V | |
| Low level output voltage | VOLA | AMPONx = "1", $V_{AIM} = GND$ $V_{AIP} = GND - 10 mV$, $I_{OLA} = 10 \mu A$ | V_{SSA} | | $0.1 \cdot V_{DDA}$ | V | |
| High level output current | IOHA | AMPONx = "1", $V_{AIP} = GND$, AIP = AOUT $V_{OHA} = GND - 0.1 V$ | | | -20 | μA | |
| Low level output current | IOLA | AMPONx = "1", $V_{AIP} = GND$, AIM = AOUT $V_{OLA} = GND + 0.1 V$ | 100 | | | μA | |
| Offset voltage | VOF | AMPONx = "1", $V_{AIP} = GND$, AIM = AOUT | -10 | | 10 | mV | |
| Input voltage range | VIA | AMPONx = "1", $V_{AIM} = V_{IA}$ $V_{AIP} = V_{IA} \pm 15 mV$ Comparator operation | $V_{SSA}+0.7$ | | $V_{DDA}-0.7$ | V | |
| Slew rate | SR | AMPONx = "1" Load = 10 pF | Rising | 20 | 200 | | mV/ μS |
| | | | Falling | | -200 | -20 | |
| Response time | tAMP | AMPONx = "1", $V_{AIM} = GND$ $V_{AIP} = GND \pm 15 mV$ Comparator operation | | | 3 | mS | |
| Power current consumption | IAMP1 | AMPON0 = "1", AMPON1 = "0" | | 100 | 300 | μA | |
| | IAMP2 | AMPON0 = "0", AMPON1 = "1" | | 100 | 300 | | |

* AMPONx indicates AMPON0 or AMPON1.


[Diagram for explanation of general-purpose operational amplifier]

IOHA, IOLA and VOF measurement circuits




[Diagram for explanation of reference voltage generation circuit]

• Temperature characteristic V_{R2}/T_a



• Supply voltage characteristic V_{R2}/V_{DDA}



* $T_a = 25^{\circ}C$ as the standard

E0C6274

● Oscillation Characteristics

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values.

OSC1 crystal oscillation circuit

(Unless otherwise specified: $V_{DD}=3.0V$, $V_{SS}=0V$, Crystal: C-002R ($C_I=35k\Omega$), $C_G=25pF$, $C_D=$ built-in, $T_a=25^\circ C$)

| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit |
|------------------------------------|---------------------------|------------------------------------------------|------|------|------|------------|
| Oscillation start voltage | V_{sta} | $t_{sta} \leq 3sec$ (V_{DD}) | 2.2 | | | V |
| Oscillation stop voltage | V_{stp} | $t_{stp} \leq 10sec$ (V_{DD}) | 2.2 | | | V |
| Built-in capacitance (drain) | C_D | Including the parasitic capacity inside the IC | | 20 | | pF |
| Frequency/voltage deviation | $\partial f/\partial V$ | $V_{DD}=2.2$ to $5.5V$ | | | 5 | ppm |
| Frequency/IC deviation | $\partial f/\partial IC$ | | -10 | | 10 | ppm |
| Frequency adjustment range | $\partial f/\partial C_G$ | $C_G=5$ to $25pF$ | 35 | 45 | | ppm |
| Harmonic oscillation start voltage | V_{hho} | $C_G=5pF$ (V_{DD}) | | | 7.0 | V |
| Permitted leak resistance | R_{leak} | Between OSC1 and V_{DD} , V_{SS} | 200 | | | M Ω |

OSC3 CR oscillation circuit

(Unless otherwise specified: $V_{DD}=3.0V$, $V_{SS}=0V$, $R_{CR}=39k\Omega$, $T_a=25^\circ C$)


| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit |
|----------------------------------|------------|------------------------|------|----------|------|------|
| Oscillation frequency dispersion | f_{osc3} | | -30 | (900kHz) | 30 | % |
| Oscillation start voltage | V_{sta} | (V_{DD}) | 2.2 | | | V |
| Oscillation start time | t_{sta} | $V_{DD}=2.2$ to $5.5V$ | | | 3 | mS |
| Oscillation stop voltage | V_{stp} | (V_{DD}) | 2.2 | | | V |

OSC3 ceramic oscillation circuit

(Unless otherwise specified: $V_{DD}=3.0V$, $V_{SS}=0V$, ceramic oscillation: 1MHz, $C_{GC}=C_{DC}=100pF$, $T_a=25^\circ C$)


| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit |
|---------------------------|-----------|------------------------|------|------|------|------|
| Oscillation start voltage | V_{sta} | (V_{DD}) | 2.2 | | | V |
| Oscillation start time | t_{sta} | $V_{DD}=2.2$ to $5.5V$ | | | 3 | mS |
| Oscillation stop voltage | V_{stp} | (V_{DD}) | 2.2 | | | V |

■ BASIC EXTERNAL CONNECTION DIAGRAM




■ PACKAGE DIMENSIONS

Plastic QFP5-100pin



Plastic QFP15-100pin



Unit: mm

E0C6274

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 1999 All right reserved.

SEIKO EPSON CORPORATION

ELECTRONIC DEVICES MARKETING DIVISION

IC Marketing & Engineering Group

ED International Marketing Department I (Europe & U.S.A.)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone : 042-587-5812 FAX : 042-587-5564

ED International Marketing Department II (Asia)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone : 042-587-5814 FAX : 042-587-5110

