

DS90C032



## ADVANCE INFORMATION

**DS90C032****LVDS Quad CMOS Differential Line Receiver****General Description**


The DS90C032 is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data rates. The device is designed to support data rates in excess of 65 MHz utilizing Low Voltage Differential Signaling (LVDS) technology.

The DS90C032 accepts low voltage (330 mV) differential input signals and translates them to CMOS (TTL compatible) output levels. The receiver supports a TRI-STATE® function that may be used to multiplex outputs.


The DS90C032 and companion line driver (DS90C031) provide a new alternative to high power pseudo-ECL devices for high speed point to point interfaces.

**Features**

- > 65 MHz Switching Rates
- Accepts small swing (330 mV) differential signal levels
- Ultra Low Power Dissipation
- 500 ps Maximum Differential Skew
- 3.5 ns Maximum Chip to Chip Skew
- Industrial Operating Temperature Range
- Available in Surface Mount Packaging (SOIC)
- Pin Compatible with DS26C32A, MB570 and 41LF
- Compatible with IEEE P1596.3 SCI LVDS draft standard

**Connection Diagram****Functional Diagram and Truth Tables**

**Order Number**  
DS90C032M or DS90C032N  
See NS Package Number  
M16A or N16E

**RECEIVER**

ENABLES		INPUTS	OUTPUT
EN	EN*	$R_{IN+} - R_{IN-}$	$R_{OUT}$
L	H	X	Z
All other combinations of ENABLE inputs		$V_{ID} \geq 0.1V$	H
		$V_{ID} \leq -0.1V$	L

**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	-0.3V to +6V
Input Voltage (RIN+, RIN-)	-0.3V to (V <sub>CC</sub> + 0.3V)
Enable Input Voltage (EN, EN*)	-0.3V to (V <sub>CC</sub> + 0.3V)
Output Voltage (ROUT)	-0.3V to (V <sub>CC</sub> + 0.3V)
Short Circuit Duration (ROUT)	continuous

Maximum Package Power Dissipation @ +25°C

M Package	TBDW
N Package	TBDW

Derate M Package	TBD mW/°C above +25°C
Derate N Package	TBD mW/°C above +25°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature Range Soldering (4 sec.)	+260°C
Maximum Junction Temperature	+150°C

**Recommended Operating Conditions**

	Min	Typ	Max	Units
Supply Voltage (V <sub>CC</sub> )	+4.5	+5.0	5.5	V
Receiver Input Voltage	GND		2.4	V
Operating Free Air Temperature (T <sub>A</sub> )	-40	25	+85	°C

**Electrical Characteristics**

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified (Note 2).

Symbol	Parameter	Conditions	Pin	Min	Typ	Max	Units
V <sub>TH</sub>	Differential Input High Threshold	V <sub>CM</sub> = +1.2V	RIN+, RIN-		+ TBD	+100	mV
V <sub>TL</sub>	Differential Input Low Threshold			-100	- TBD		mV
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = +2.4V			TBD	±10	μA
		V <sub>IN</sub> = 0V			TBD	±10	μA
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -0.4 mA, V <sub>ID</sub> = +200 mV	ROUT	3.8	TBD		V
		I <sub>OH</sub> = -0.4 mA, Input terminated		3.8	TBD		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2 mA, V <sub>ID</sub> = -200 mV			TBD	0.3	V
I <sub>os</sub>	Output Short Circuit Current	Enabled, V <sub>OUT</sub> = 0V		TBD	TBD	TBD	mA
I <sub>OZ</sub>	Output TRI-STATE Current	Disabled, V <sub>OUT</sub> = 0V or V <sub>CC</sub>			TBD	±10	μA
V <sub>IH</sub>	Input High Voltage		EN, EN*	2.0			V
V <sub>IL</sub>	Input Low Voltage					0.8	V
I <sub>I</sub>	Input Current					±10	μA
V <sub>CL</sub>	Input Clamp Voltage	I <sub>CL</sub> = -18 mA				-1.5	V
I <sub>CC</sub>	No Load Supply Current Receivers Enabled	EN, EN* = V <sub>CC</sub> or GND, Inputs Open	V <sub>CC</sub>		10	15	mA
		EN, EN* = 2.4 or 0.5, Inputs Open			12	17	mA
I <sub>CCZ</sub>	No Load Supply Current Receivers Disabled	EN = GND, EN* = V <sub>CC</sub> Inputs Open			TBD	TBD	mA

## Switching Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$t_{PHLD}$	Differential Propagation Delay High to Low	$C_L = 5 \text{ pF}$ $V_{ID} = 200 \text{ mV}$ <i>Figures 1, 2 (Note 4)</i>	1.5	3	5	ns
$t_{PLHD}$	Differential Propagation Delay Low to High		1.5	3	5	ns
$t_{SKD}$	Differential Skew $ t_{PHLD} - t_{PLHD} $		0	100	500	ps
$t_{SK1}$	Channel to Channel Skew			TBD	TBD	ns
$t_{SK2}$	Chip to Chip Skew	(Note 5)		TBD	3.5	ns
$t_{TLH}$	Rise Time	<i>Figures 1, 2</i>		1.6	2.5	ns
$t_{THL}$	Fall Time			1.6	2.5	ns
$t_{PHZ}$	Disable Time High to Z			TBD	TBD	ns
$t_{PLZ}$	Disable Time Low to Z			TBD	TBD	ns
$t_{PZH}$	Enable Time Z to High			TBD	TBD	ns
$t_{PZL}$	Enable Time Z to Low			TBD	TBD	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.


Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified.

Note 3: All typicals are given for:  $V_{CC} = +5.0\text{V}$ ,  $T_A = +25^\circ\text{C}$ .

Note 4: AC input test waveforms for test purposes:  $t_r = t_f = 1 \text{ ns}$  (0-100%),  $V_{ID} = 200 \text{ mV}$ .


Note 5: Chip to Chip Skew is defined as the difference between the minimum and maximum specified differential propagation delays.

## Parameter Measurement Information



TL/F/11945-3

FIGURE 1. Receiver Propagation Delay and Transition Time Test Circuit



TL/F/11945-4

FIGURE 2. Receiver Propagation Delay and Transition Time Waveforms