



# CAT28C17A

## 16K-Bit CMOS PARALLEL E<sup>2</sup>PROM

### FEATURES


- Fast Read Access Times: 200 ns
- Low Power CMOS Dissipation:
  - Active: 25 mA Max.
  - Standby: 100  $\mu$ A Max.
- Simple Write Operation:
  - On-Chip Address and Data Latches
  - Self-Timed Write Cycle with Auto-Clear
- Fast Write Cycle Time: 10ms Max
- End of Write Detection:
  - DATA Polling
  - RDY/BSY Pin
- Hardware Write Protection
- CMOS and TTL Compatible I/O
- 10,000 Program/Erase Cycles
- 10 Year Data Retention
- Commercial, Industrial and Automotive Temperature Ranges

### DESCRIPTION

The CAT28C17A is a fast, low power, 5V-only CMOS parallel E<sup>2</sup>PROM organized as 2K x 8-bits. It requires a simple interface for in-system programming. On-chip address and data latches, self-timed write cycle with auto-clear and V<sub>CC</sub> power up/down write protection eliminate additional timing and protection hardware. DATA Polling and a RDY/BSY pin signal the start and end of the self-timed write cycle. Additionally, the CAT28C17A features hardware write protection.


The CAT28C17A is manufactured using Catalyst's advanced CMOS floating gate technology. It is designed to endure 10,000 program/erase cycles and has a data retention of 10 years. The device is available in JEDEC approved 28-pin DIP and SOIC or 32-pin PLCC packages.

### BLOCK DIAGRAM



5091 FHD F02

**PIN CONFIGURATION**



**PIN FUNCTIONS**

Pin Name	Function
A <sub>0</sub> –A <sub>10</sub>	Address Inputs
I/O <sub>0</sub> –I/O <sub>7</sub>	Data Inputs/Outputs
RDY/BUSY	Ready/BUSY Status
CE	Chip Enable
OE	Output Enable
WE	Write Enable
V <sub>CC</sub>	5V Supply
V <sub>SS</sub>	Ground
NC	No Connect

5091 FHD F01

**MODE SELECTION**

Mode	CE	WE	OE	I/O	Power
Read	L	H	L	D <sub>OUT</sub>	ACTIVE
Byte Write (WE Controlled)	L		H	D <sub>IN</sub>	ACTIVE
Byte Write (CE Controlled)		L	H	D <sub>IN</sub>	ACTIVE
Standby, and Write Inhibit	H	X	X	High-Z	STANDBY
Read and Write Inhibit	X	H	H	High-Z	ACTIVE

**CAPACITANCE** T<sub>A</sub> = 25°C, f = 1.0 MHz, V<sub>CC</sub> = 5V

Symbol	Test	Max.	Units	Conditions
C <sub>I/O</sub> ( <sup>1</sup> )	Input/Output Capacitance	10	pF	V <sub>I/O</sub> = 0V
C <sub>IN</sub> ( <sup>1</sup> )	Input Capacitance	6	pF	V <sub>IN</sub> = 0V

Note:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

**ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias .....	-55°C to +125°C
Storage Temperature .....	-65°C to +150°C
Voltage on Any Pin with Respect to Ground <sup>(2)</sup> .....	-2.0V to +V <sub>CC</sub> + 2.0V
V <sub>CC</sub> with Respect to Ground .....	-2.0V to +7.0V
Package Power Dissipation Capability (T <sub>a</sub> = 25°C) .....	1.0W
Lead Soldering Temperature (10 secs) .....	300°C
Output Short Circuit Current <sup>(3)</sup> .....	100 mA

**\*COMMENT**

Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

**RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Min.	Max.	Units	Test Method
N <sub>END</sub> <sup>(1)</sup>	Endurance	10,000		Cycles/Byte	MIL-STD-883, Test Method 1033
T <sub>DR</sub> <sup>(1)</sup>	Data Retention	10		Years	MIL-STD-883, Test Method 1008
V <sub>ZAP</sub> <sup>(1)</sup>	ESD Susceptibility	2000		Volts	MIL-STD-883, Test Method 3015
I <sub>LTH</sub> <sup>(1)(4)</sup>	Latch-Up	100		mA	JEDEC Standard 17

**D.C. OPERATING CHARACTERISTICS**

V<sub>CC</sub> = 5V ±10%, unless otherwise specified.

Symbol	Parameter	Limits			Units	Test Conditions
		Min.	Typ.	Max.		
I <sub>CC</sub>	V <sub>CC</sub> Current (Operating, TTL)			35	mA	$\overline{CE} = \overline{OE} = V_{IL}$ , f = 1/t <sub>RC</sub> min, All I/O's Open
I <sub>CCC</sub> <sup>(5)</sup>	V <sub>CC</sub> Current (Operating, CMOS)			25	mA	$\overline{CE} = \overline{OE} = V_{ILC}$ , f = 1/t <sub>RC</sub> min, All I/O's Open
I <sub>SB</sub>	V <sub>CC</sub> Current (Standby, TTL)			1	mA	$\overline{CE} = V_{IH}$ , All I/O's Open
I <sub>SBC</sub> <sup>(6)</sup>	V <sub>CC</sub> Current (Standby, CMOS)			100	μA	$\overline{CE} = V_{IHC}$ , All I/O's Open
I <sub>LI</sub>	Input Leakage Current	-10		10	μA	V <sub>IN</sub> = GND to V <sub>CC</sub>
I <sub>LO</sub>	Output Leakage Current	-10		10	μA	V <sub>OUT</sub> = GND to V <sub>CC</sub> , $\overline{CE} = V_{IH}$
V <sub>IH</sub> <sup>(6)</sup>	High Level Input Voltage	2		V <sub>CC</sub> + 0.3	V	
V <sub>IL</sub> <sup>(5)</sup>	Low Level Input Voltage	-0.3		0.8	V	
V <sub>OH</sub>	High Level Output Voltage	2.4			V	I <sub>OH</sub> = -400μA
V <sub>OL</sub>	Low Level Output Voltage			0.4	V	I <sub>OL</sub> = 2.1mA
V <sub>WI</sub>	Write Inhibit Voltage	3.0			V	

Note:


- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- (2) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> + 0.5V, which may overshoot to V<sub>CC</sub> + 2.0V for periods of less than 20 ns.
- (3) Output shorted for no more than one second. No more than one output shorted at a time.
- (4) Latch-up protection is provided for stresses up to 100mA on address and data pins from -1V to V<sub>CC</sub> + 1V.
- (5) V<sub>ILC</sub> = -0.3V to +0.3V.
- (6) V<sub>IHC</sub> = V<sub>CC</sub> - 0.3V to V<sub>CC</sub> + 0.3V.

**A.C. CHARACTERISTICS, Read Cycle**

V<sub>CC</sub> = 5V ±10%, unless otherwise specified.


Symbol	Parameter	28C17A-20		Units
		Min.	Max.	
t <sub>RC</sub>	Read Cycle Time	200		ns
t <sub>CE</sub>	$\overline{CE}$ Access Time		200	ns
t <sub>AA</sub>	Address Access Time		200	ns
t <sub>OE</sub>	$\overline{OE}$ Access Time		80	ns
t <sub>LZ</sub> <sup>(1)</sup>	$\overline{CE}$ Low to Active Output	0		ns
t <sub>OLZ</sub> <sup>(1)</sup>	$\overline{OE}$ Low to Active Output	0		ns
t <sub>HZ</sub> <sup>(1)(2)</sup>	$\overline{CE}$ High to High-Z Output		55	ns
t <sub>OHZ</sub> <sup>(1)(2)</sup>	$\overline{OE}$ High to High-Z Output		55	ns
t <sub>OH</sub> <sup>(1)</sup>	Output Hold from Address Change	0		ns

**Figure 1. A.C. Testing Input/Output Waveform(3)**



5089 FHD F03

**Figure 2. A.C. Testing Load Circuit (example)**



C<sub>L</sub> INCLUDES JIG CAPACITANCE

5089 FHD F04

**Note:**

- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- (2) Output floating (High-Z) is defined as the state when the external data line is no longer driven by the output buffer.
- (3) Input rise and fall times (10% and 90%) < 10 ns.

**A.C. CHARACTERISTICS, Write Cycle**

$V_{CC} = 5V \pm 10\%$ , unless otherwise specified.

Symbol	Parameter	28C17A-20		Units
		Min.	Max.	
t <sub>wc</sub>	Write Cycle Time		10	ms
t <sub>AS</sub>	Address Setup Time	10		ns
t <sub>AH</sub>	Address Hold Time	100		ns
t <sub>CS</sub>	$\overline{CE}$ Setup Time	0		ns
t <sub>CH</sub>	$\overline{CE}$ Hold Time	0		ns
t <sub>CW</sub> <sup>(2)</sup>	$\overline{CE}$ Pulse Time	150		ns
t <sub>OES</sub>	$\overline{OE}$ Setup Time	15		ns
t <sub>OEH</sub>	$\overline{OE}$ Hold Time	15		ns
t <sub>WP</sub> <sup>(2)</sup>	$\overline{WE}$ Pulse Width	150		ns
t <sub>DS</sub>	Data Setup Time	50		ns
t <sub>DH</sub>	Data Hold Time	10		ns
t <sub>DL</sub>	Data Latch Time	50		ns
t <sub>INIT</sub> <sup>(1)</sup>	Write Inhibit Period After Power-up	5	20	ms
t <sub>DB</sub>	Time to Device Busy		80	ns

Note:

- (1) This parameter is tested initially and after a design or process change that affects the parameter.  
 (2) A write pulse of less than 20ns duration will not initiate a write cycle.

**DEVICE OPERATION**


**Read**

Data stored in the CAT28C17A is transferred to the data bus when  $\overline{WE}$  is held high, and both  $\overline{OE}$  and  $\overline{CE}$  are held low. The data bus is set to a high impedance state when either  $\overline{CE}$  or  $\overline{OE}$  goes high. This 2-line control architecture can be used to eliminate bus contention in a system environment.


**Ready/ $\overline{BUSY}$  (RDY/ $\overline{BUSY}$ )**

The RDY/ $\overline{BUSY}$  pin is an open drain output which indicates device status during programming. It is pulled low during the write cycle and released at the end of programming. Several devices may be OR-tied to the same RDY/ $\overline{BUSY}$  line.

**Figure 3. Read Cycle**



**Figure 4. Byte Write Cycle [ $\overline{WE}$  Controlled]**




**Byte Write**

A write cycle is executed when both  $\overline{CE}$  and  $\overline{WE}$  are low, and  $\overline{OE}$  is high. Write cycles can be initiated using either  $\overline{WE}$  or  $\overline{CE}$ , with the address input being latched on the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever occurs last. Data, conversely, is latched on the rising edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever occurs first. Once initiated, a byte write cycle automatically erases the addressed byte and the new data is written within 10 ms.

**DATA Polling**


$\overline{DATA}$  polling is provided to indicate the completion of a byte write cycle. Once a byte write cycle is initiated, attempting to read the last byte written will output the complement of that data on I/O<sub>7</sub> (I/O<sub>0</sub>–I/O<sub>6</sub> are indeterminate) until the programming cycle is complete. Upon completion of the self-timed byte write cycle, all I/O's will output true data during a read cycle.

**Figure 5. Byte Write Cycle [ $\overline{CE}$  Controlled]**



5091 FHD F07

**Figure 6.  $\overline{DATA}$  Polling**



28C17A F08

**HARDWARE DATA PROTECTION**


The following is a list of hardware data protection features that are incorporated into the CAT28C17A.

- (1)  $V_{CC}$  sense provides for write protection when  $V_{CC}$  falls below 3.0V min.
- (2) A power on delay mechanism,  $t_{INIT}$  (see AC charac-

teristics), provides a 5 to 20 ms delay before a write sequence, after  $V_{CC}$  has reached 3.0V min.

- (3) Write inhibit is activated by holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high.
- (4) Noise pulses of less than 20 ns on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not result in a write cycle.

**ORDERING INFORMATION**



\* -40°C to +125°C is available upon request

28C17A F09




Notes:

- (1) The device used in the above example is a CAT28C17ANI-20T (PLCC, Industrial temperature, 200 ns Access Time, Tape & Reel).





16-28-LEAD 300 MIL WIDE SOIC (J)




Dimension D		
Pkg	Min	Max
16L	0.3977 (10.10)	0.4133 (10.50)
18L	0.4469 (11.35)	0.4625 (11.75)
20L	0.4961 (12.60)	0.5118 (13.00)
24L	0.5985 (15.20)	0.6141 (15.60)
28L	0.6969 (17.70)	0.7125 (18.10)

Notes:

1. Complies with JEDEC publication 95 MS-013 dimensions; however, some dimensions may be more stringent.
2. All linear dimensions are in inches and parenthetically in millimeters.



**32-LEAD PLASTIC LEADED CHIP CARRIER (N)**




**Notes:**

1. Complies with JEDEC Publication 95 MO-052 dimensions; however, some dimensions may be more stringent.
2. All linear dimensions are in inches and parenthetically in millimeters.



**24-40-LEAD 600 MIL WIDE PLASTIC DIP (P)**



Dimension D		
Pkg	Min	Max
24L	1.240 (31.50)	1.270 (32.25)
28L	1.420 (36.06)	1.470 (37.33)
32L	1.640 (41.65)	1.670 (42.41)
40L	2.040 (51.81)	2.070 (52.57)

**Notes:**

1. Complies with JEDEC Publication 95 MO-015 dimensions; however, some dimensions may be more stringent.
2. All linear dimensions are in inches and parenthetically in millimeters.