8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

DESCRIPTION

Three different Single-Chip 8-Bit Microcontroller families are presented in this datasheet:

- 80C32/8XC52/8XC54/8XC58
- 80C51FA/8XC51FA/8XC51FB/8XC51FC
- 80C51RA+/8XC51RA+/8XC51RB+/8XC51RC+/8XC51RD+

All the families are Single-Chip 8-Bit Microcontrollers manufactured in advanced CMOS process and are derivatives of the 80C51 microcontroller family. All the devices have the same instruction set as the 80C51.

These devices provide architectural enhancements that make them applicable in a variety of applications for general control systems.

ROM/EPROM Memory Size (X by 8)	RAM Size (X by 8)	Programmable Timer Counter (PCA)	Hardware Watch Dog Timer		
80C32/8XC52/54	l/58				
0K/8K/16K/32K	256	No	No		
80C51FA/8XC51	FA/FB/FC				
0K/8K/16K/32K	256	Yes	No		
80C51RA+/8XC5	51RA+/RB+/RC	•			
0K/8K/16K/32K	512	Yes	Yes		
8XC51RD+					
64K	1024	Yes	Yes		


The ROMless devices, 80C32, 80C51FA, and 80C51RA+ can address up to 64K of external memory. All the devices have four 8-bit I/O ports, three 16-bit timer/event counters, a multi-source, four-priority-level, nexted interrupt structure, an enhanced UART and on-chip oscillator and timing circuits. For systems that require extra memory capability up to 64k bytes, each can be expanded using standard TTL-compatible memories and logic.

Its added features make it an even more powerful microcontroller for applications that require pulse width modulation, high-speed I/O and up/down counting capabilities such as motor control. It also has a more versatile serial channel that facilitates miltiprocessor communications.

FEATURES


- 80C51 Central Processing Unit
- Speed up to 33MHz
- Full static operation
- Operating voltage range: 2.7V to 5.5V @ 16MHz
- Security levels:
 - ROM 2 levels
 - OTP/ERPOM 4 levels
- Encryption array 64 bytes
- RAM expandable to 64K bytes
- 4 level priority interrupt
- 6 or7 interrupt sources, depending on device
- Four 8-bit I/O ports
- Full-duplex enhanced UART
- Framing error detection
- Automatic address recognition
- Power control modes
 - Clock can be stopped and resumed
 - Idle mode
 - Power down mode
- Programmable clock out
- Second DPTR register
- Asynchronous port reset
- Low EMI (inhibit ALE)

LOGIC SYMBOL



8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

BLOCK DIAGRAM



8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

8XC52	8XC52/54/58 AND 80C32 ORDERING INFORMATION	332 ORDERING	INFORMATION					
	MEMORY SIZE 8K×8	MEMORY SIZE 16K×8	MEMORY SIZE 32K×8	ROMIess	TEMPERATURE RANGE °C AND PACKAGE	VOLTAGE RANGE	FREQ. (MHz)	DWG.
ROM	P80C52SBPN	P80C54SBPN	P80C58SBPN	Nadaccoop	operate of the control of the contro	77/ 10 6 67	9+0+0	COT120 1
OTP	P87C52SBPN	P87C54SBPN	P87C58SBPN	roccessin	o to +/o, riastic Dual III-IIIIe rackaye	Z./ V (0 5.5V	0 0	1-62-106
ROM	P80C52SBAA	P80C54SBAA	P80C58SBAA	DROC322CBAA	Other Parties	27745557	0 +0	SOT187.9
OTP	P87C52SBAA	P87C54SBAA	P87C58SBAA	L 000050000	o to +70, mastic readed only carrier	2.7 V tO 3.3V	2	2-70 100
ROM	P80C52SBBB	P80C54SBBB	P80C58SBBB	9999999	Jane to be of either of or or of	777.40 6 67	91 00	o ZOSTOS
OTP	P87C52SBBB	P87C54SBBB	P87C58SBBB	LOCCOSCODED	0 to +/0, Flastic Quad Flat Fack	Z.7 V IO 5.3V	0 0	2-706106
ROM	P80C52SFPN	P80C54SFPN	P80C58SFPN	1		L	0.1.4	, 00 FO
ОТР	P87C52SFPN	P87C54SFPN	P87C58SFPN	PAUCSZSPPIN	-40 to +85, Plastic Dual In-line Package	VC.C 01 V / .2	9 0 0	-82 08
ROM	P80C52SFA A	P80C54SFA A	P80C58SFA A	080033564.4		l u	7 7 7	COT107 0
OTP	P87C52SFA A	P87C54SFA A	P87C58SFA A	F800323FA A	-40 to +65, Plastic Leaded Chip Carrier	VC.C 01 V 1.2	9 0 0	2-/8/108
ROM	P80C52SFBB	P80C54SFBB	P80C58SFBB	99300000	Josef to District Science	777.40 6 67	9 + 0 + 0	o 200103
OTP	P87C52SFBB	P87C54SFBB	P87C58SFBB	roccorde	-40 to 400, Plastic Quad Flat Fack	Z.7 V 10 5.5V	0 0	2-706106
ROM	P80C52TBPN	P80C54TBPN	P80C58TBPN	IA DO TO COOL		2	70 -10	001100
OTP	P87C52TBPN	P87C54TBPN	P87C58TBPN	FOUCSZI BPIN	o to +/o, Plastic Dual III-IIIIe Package	۸۵	0.10 24	1-82-106
ROM	P80C52TBAA	P80C54TBAA	P80C58TBAA	A A TCCOOR	rejuse O mid O bestern I miteral G OZ; at O	Λ3	70 0	COT107 0
OTP	P87C52TBAA	P87C54TBAA	P87C58TBAA	LOUCOSTI DA A	o to +/o, riastic readed only carrier	٥٥	0 10 24	2-701106
ROM	P80C52TBBB	P80C54TBBB	P80C58TBBB	agatccoog	Josef to District of Oct. of O	7.9	70 00	o Zuctoo
OTP	P87C52TBBB	P87C54TBBB	P87C58TBBB	Faucazi bb b	0 to +/0, Flastic Quad Flat Fack	۸۵	0.10 24	2-706106
ROM	P80C52TFP N	P80C54TFP N	P80C58TFP N	DOOC STEEN	control only allowed six of the	75	70 00	COT120 1
OTP	P87C52TFP N	P87C54TFP N	P87C58TFP N	1000001	-+0 to +00, riastic Dual III-IIIIe rachaye	20	0 10 24	1-63-106
ROM	P80C52TFA A	P80C54TFA A	P80C58TFA A	DBOC30TEA A	voine of the location	Α.	NC 0+0	C-781TO2
OTP	P87C52TFA A	P87C54TFA A	P87C58TFA A	1 000000 I	-+0 to +60, reaste readed of the	^	42 01 0	2-701100
ROM	P80C52TFBB	P80C54TFBB	P80C58TFBB	DOOC STEED	And to be Anionia	ξV	70 0+0	C 71907 2
OTP	P87C52TFBB	P87C54TFBB	P87C58TFBB	1 20002	-+0 נס +00, רומצוור עומע רומן רמלה	à c	42 01 0	2-100100
ROM		P80C54UBAA	P80C58UBAA	VVAIICEJUBO	roine of aid bobs Laites of or	Ε.	0 +0 33	C-781TO2
OTP	P87C52UBAA	P87C54UBAA	P87C58UBAA	L 80035000A	o to +70, it iastic readed only caller	â	200	2-70-100
ROM	P80C52UBPN	P80C54UBPN	P80C58UBPN	Maariccooaa	entropy of the second s	Λ3	66.64.0	5.0T1.00 1
OTP	P87C52UBPN	P87C54UBPN	P87C58UBPN	roccooper		۸۵	SS 01 0	1-62-106
ROM	P80C52UBBB	P80C54UBBB	P80C58UBBB	99011000	You to be being officers	74	00 00	o Zuetos
OTP	P87C52UBBB	P87C54UBBB	P87C58UBBB	Leccescopp		â	20 0	3-100100
ROM	P80C52UFA A	P80C54UFAA	P80C58UFA A	DOOC 221 IEA A	roisse A cid behave I situal a second	79	66.04.0	C 701103
OTP	P87C52UFA A	P87C54UFAA	P87C58UFAA	1 8003501		à.	200	2-70-100
ROM	P80C52UFPN	P80C54UFPN	P80C58UFPN	DROC3211EDN	-10 to ±85 Plastic Dual In-line Package	λ.	0 to 33	SOT199-1
OTP	P87C52UFPN	P87C54UFPN	P87C58UFPN	107000	TO TOO, I lastic Data III iii o I ackage	ò	3	- 22
ROM	-	P80C54UFBB	P80C58UFBB	PROC3211FBB	-40 to 185 Plactic Outed Flat Pack	5٧	0 to 33	2.70FTO2
ОТР	P87C52UFBB	P87C54UFBB	P87C58UFBB		יין ני ריטי, ו ייניין לענים ו ייני ו ייניין	<u>, </u>	3	7 /201 20

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

	DWG.	COT120 1	1-631 100	SOT187-9	7-70-100	0 700TO9	2-100100	00T100	1-621106	C-7417-2	2-701106	0 700TO9	7-705105	00T100 1	-821 00	0.0T107	2-/8 100	C 700TO0	2-100100	COT120 1	1-621100	C 7407 0	7-/01 100	C 700TO0	2-/00/00	COT120 1	1-631100	C 7107 0	2-701106	C-7307-2	2-100100	SOT129-1	-63-100	C-7417-2	2-701106	C-7307-2	2
	FREQ. (MHz)	9+0+0	0	0 to 16	2	31010	0 0	0+0	0 0 0	91010	0 0	31000	2	70 00	0.10 24	7	0.10 24	70 0	0 10 24	70 00	0 10 24	70 00	0.10 24	70 0	0.10.24	66.04.0	0.10	0000	0.10.33	0 10 33	500	55 O+ O	500	0 +0 33	0.10.33	0 10 33	2
	VOLTAGE RANGE	777 to E EV	Z.7 V IO 3.3 V	277 to 5.57	2.7 7 10 0.5 7	74 4°4 7/2 C	VC.C OJ V.7.2	/\9 9 ° + /\2 C	Z./ V IO 5.5V	V 3 24 V/2 C	VC.C OI V 1.2	\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	VC.C OJ V 1.2	/\9	۸,	713	۸۵	/\9	90	7.9	٥٥	7.9	۸۵	57	AC.	7.9	AC.	7.9	20	Λ9	À	7.5	â	57	20	Λ5	>
	TEMPERATURE RANGE °C AND PACKAGE	20 20 1 1 2 2 2 2 2 2 2 2	ט ליט, לסיד ווידווי בישמור טממו ווידווי ביאלי	0 to ±70 44-Pin Plastic Leaded Chin Carrier	o o +/ o, ++- iii i asiio readed o iip oaiiei	1000 to 0	ס נס +/ ס, ++-ר ווו רומאווט עממט רומו רמכה	20 ceil al land sitaald aid 05 30, at 05	-40 to 465, 40-rill riastic Dual III-lille rig.	wind bobes I sitseld aid 1/1 38; of 0/2	-40 to 400, 44-Fill Flastic Leaded Ollip Callel	1000 to 100 to 1	ליידור ביידור	= 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	o to +70, 40-riii riastic Dual III-lifle rkg.		0 to +70, 44-Pin Plastic Leaded Onlp Carrier	10.0 to 10 t	0 to +/0, 44-Fill Flastic Quad Flat Fack	20 ceil al land citable ale 00 30 ct 00	-40 to 465, 40-Fill Flastic Dual III-III e FAG.	wigo of the property of the second control o	-40 to +65, 44-Fift Plastic Leaded Offip Carrier	\	-40 t0 +60; 44-1 III Flastic Guad Hat Fach	2/9 onit al land situale aie 01, 07, of 0	0 (0 +/0), +0-1 1 asilo Duai 1 1 6 Ng.	rojano O mido populo di OV OV. ot o	0 to +/ 0, 44-Fill Flastic Leaded Oillp Callel	7250 tell berio sitzeld eig 11, 07, 210	טיט +/יט, ++-ו ווו ומאווט עממט ו ומנו מכה	eyd enil al leu0 sitaeld nid-01, 88 , o+01.	-+0 to +00, +0-1 iii iasiic Dual ii-iii a 1 kg.	wing 1 of the last of the section of	-40 to 405, 44-Fill Flastic Leaded Ollip Callel	100 to 1 bound office of 01	קר (ס +סס, א + י ווו ומסוול עממל י ימי י מלי
MATION	ROMIess	DBOCE1EA AN	N#-8 5000	PROC51EA_4A	V+ V COOO	DSOCETEN AD	1 4 1 5000 1	DBOCE1EA EN	LOUCS I LA-SIA	D80C51EA_5A	AC-A1150001	DSOCETEN ED	90-4-1-000-1	DOOCE1EA ANI	FOUCS FA-AIN	, v	P&UC5 FA-AA	DSOCETEN AB	rouco Ira-Ab	DOOCE1EA DN	rocco ira-biv	DOCETEN DA	FOUCS FA-DA	DSOCETEN BB	LOCO II A-DB	DOCE1EA IN	רפטטפורא	DOOCE1EA IA	ראיין ניטטסין	DROCK1EA_IB	מודא וו כססט ו	DSOC51EA_IN	No. 4 1 2000 1	DBOCK1EA_1A	רפטנטטור	D80C51EA_ IB	7000
8XC51FA/FB/FC AND 80C51FA ORDERING INFORMATION	MEMORY SIZE 32K×8	P83C51FC-4N	P87C51FC-4N	P83C51FC-4A	P87C51FC4A	P83C51FC-4B	P87C51FC-4B	P83C51FC-5N	P87C51FC-5N	P83C51FC-5A	P87C51FC-5A	P83C51FC-5B	P87C51FC-5B	P83C51FC-AN	P87C51FC-AN	P83C51FC-AA	P87C51FC-AA	P83C51FC-AB	P87C51FC-AB	P83C51FC-BN	P87C51FC-BN	P83C51FC-BA	P87C51FC-BA	P83C51FC-BB	P87C51FC-BB	P83C51FC-IN	P87C51FC-IN	P83C51FC-IA	P87C51FC-IA	P83C51FC-IB	P87C51FC-IB	P83C51FC-JN	P87C51FC-JN	P83C51FC-JA	P87C51FC-JA	P83C51FC-JB	P87C51FC-JB
80C51FA ORD	MEMORY SIZE 16K×8	P83C51FB-4N	P87C51FB-4N	P83C51FB4A	P87C51FB-4A	P83C51FB-4B	P87C51FB-4B	P83C51FB-5N	P87C51FB-5N	P83C51FB-5A	P87C51FB-5A	P83C51FB-5B	P87C51FB-5B	P83C51FB-AN	P87C51FB-AN	P83C51FB-AA	P87C51FB-AA	P83C51FB-AB	P87C51FB-AB	P83C51FB-BN	P87C51FB-BN	P83C51FB-BA	P87C51FB-BA	P83C51FB-BB	P87C51FB-BB	P83C51FB-IN	P87C51FB-IN	P83C51FB-IA	P87C51FB-IA	P83C51FB-IB	P87C51FB-IB	P83C51FB-JN	P87C51FB-JN	P83C51FB-JA	P87C51FB-JA	P83C51FB-JB	P87C51FB-JB
FA/FB/FC AND	MEMORY SIZE 8K×8	P83C51FA-4N	P87C51FA-4N	P83C51FA-4A	P87C51FA-4A	P83C51FA-4B	P87C51FA-4B	P83C51FA-5N	P87C51FA-5N	P83C51FA-5A	P87C51FA-5A	P83C51FA-5B	P87C51FA-5B	P83C51FA-AN	P87C51FA-AN	P83C51FA-AA	P87C51FA-AA	P83C51FA-AB	P87C51FA-AB	P83C51FA-BN	P87C51FA-BN	P83C51FA-BA	P87C51FA-BA	P83C51FA-BB	P87C51FA-BB	P83C51FA-IN	P87C51FA-IN	P83C51FA-IA	P87C51FA-IA	P83C51FA-IB	P87C51FA-IB	P83C51FA-JN	P87C51FA-JN	P83C51FA~JA	P87C51FA~JA	P83C51FA~JB	P87C51FA-JB
8XC51		ROM	ОТР	ROM	OTP	ROM	OTP	ROM	OTP	ROM	OTP	ROM	OTP	ROM	OTP	ROM	OTP	ROM	OTP	ROM	OTP	ROM	OTP	ROM	OTP	ROM	OTP	ROM	OTP	ROM	ОТР	ROM	ОТР	ROM	OTP	ROM	ОТР

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

	MEMORY SIZE 8K×8	MEMORY SIZE 16K×8	MEMORY SIZE 32K×8	MEMORY SIZE 64K×8	ROMIess	TEMPERATURE RANGE °C AND PACKAGE	VOLTAGE RANGE	FREQ. (MHz)	DWG. #
ROM	P83C51RA+4N	P83C51RB+4N	P83C51RC+4N	P83C51RD+4N					
ОТР	P87C51RA+4N	P87C51RB+4N	P87C51RC+4N	P87C51RD+4N	P80C51RA+4N	0 to +70, 40-Pin Plastic Dual In-line Pka.	2.7V to 5.5V	0 to 16	SOT129-1
EPROM				P87C51RD+4F					
ROM	P83C51RA+4A	P83C51RB+4A	P83C51RC+4A	P83C51RD+4A					
OTP	P87C51RA+4A	P87C51RB+4A	P87C51RC+4A	P87C51RD+4A	P80C51RA+4A	0 to +70, 44-Pin Plastic Leaded Chip Carrier	2.7V to 5.5V	0 to 16	SOT187-2
EPROM				P87C51RD+4K		-			
ROM	P83C51RA+4B	P83C51RB+4B	P83C51RC+4B	P83C51RD+4B	000CE1DA . 4D	0 to +70,	27// +0 6 6//	9 0	C 7307 2
OTP	P87C51RA+4B	P87C51RB+4B	P87C51RC+4B	P87C51RD+4B	180000 TA4+4B	44-Pin Plastic Quad Flat Pack	7.7 V 10 5.3 V	<u>9</u> 9	2- /0c Oc
ROM	P83C51RA+5N	P83C51RB+5N	P83C51RC+5N	P83C51RD+5N	0000	-40 to +85,	0 7// 42 5 5//	0 10	100 T
OTP	P87C51RA+5N	P87C51RB+5N	P87C51RC+5N	P87C51RD+5N	Nic+Ari conce	40-Pin Plastic Dual In-line Pkg.	VC.C 01 V 1.2	9 9 9	-821106
ROM	P83C51RA+5A	P83C51RB+5A	P83C51RC+5A	P83C51RD+5A	0000	-40 to +85,	0 7// 40 6 6//	7	C 7467 0
OTP	P87C51RA+5A	P87C51RB+5A	P87C51RC+5A	P87C51RD+5A	FOUCS INA+5A	44-Pin Plastic Leaded Chip Carrier	7.7 V 10 5.5V	0 0 0	301107-2
ROM	P83C51RA+5B	P83C51RB+5B	P83C51RC+5B	P83C51RD+5B	09000	-40 to +85,	0 7// 40 6 6//	91.40	0 700TO3
OTP	P87C51RA+5B	P87C51RB+5B	P87C51RC+5B	P87C51RD+5B	18000 PA+50	44-Pin Plastic Quad Flat Pack	Z. / V 10 5.5 V	0 0	301307-2
ROM	P83C51RA+AN	P83C51RB+AN	P83C51RC+AN		NV · VOLEDOCA		Ε.	10.010	COT120 1
OTP	P87C51RA+AN	P87C51RB+AN	P87C51RC+AN		Locos LA+AIN	40-Pin Plastic Dual In-line Pkg.	۸۵	0 10 24	301129-1
ROM	P83C51RA+AA	P83C51RB+AA	P83C51RC+AA		00005100.00	0 to +70,	£//	70 0	C 797100
OTP	P87C51RA+AA	P87C51RB+AA	P87C51RC+AA		FSUCS RA+AA	44-Pin Plastic Leaded Chip Carrier	۸۵	U 10 24	SOI 187-2
ROM	P83C51RA+AB	P83C51RB+AB	P83C51RC+AB		0000	0 to +70,	74	70 0	0 T00T03
OTP	P87C51RA+AB	P87C51RB+AB	P87C51RC+AB		FSUCS LAA+AB	44-Pin Plastic Quad Flat Pack	۸۵	U 10 24	501307-2
ROM	P83C51RA+BN	P83C51RB+BN	P83C51RC+BN		DSOCE1BA BN	-40 to +85,	Ε.	76 04 0	COT120 1
OTP	P87C51RA+BN	P87C51RB+BN	P87C51RC+BN		NG+RUI COOS	40-Pin Plastic Dual In-line Pkg.	>	0 10 24	301129-1
ROM	P83C51RA+BA	P83C51RB+BA	P83C51RC+BA		A 9 - A 9 - B A	-40 to +85,	Ε.	10.010	C 701102
OTP	P87C51RA+BA	P87C51RB+BA	P87C51RC+BA		roucal na+ba	44-Pin Plastic Leaded Chip Carrier	۸۵	0 10 24	301107-2
ROM	P83C51RA+BB	P83C51RB+BB	P83C51RC+BB		99. 80 13000	-40 to +85,	£//	70 0	0 700TO3
OTP	P87C51RA+BB	P87C51RB+BB	P87C51RC+BB		Loncol nA+BB	44-Pin Plastic Quad Flat Pack	۸۵	0 10 24	301307-2
ROM	P83C51RA+IN	P83C51RB+IN	P83C51RC+IN	P83C51RD+IN					
OTP	P87C51RA+IN	P87C51RB+IN	P87C51RC+IN	P87C51RD+IN	P80C51RA+IN	0 to +70, 40-Pin Plastic Dual In-line Pkg.	5V	0 to 33	SOT129-1
EPROM				P87C51RD+IF					

1997 Mar 21 6


87C51RA+/RB+/RC+/RD+ AND 80C51RA+ ORDERING INFORMATION

	MEMORY SIZE 8K×8	MEMORY SIZE 16K × 8	MEMORY SIZE 32K×8	MEMORY SIZE 64K×8	ROMIess	TEMPERATURE RANGE °C AND PACKAGE	VOLTAGE RANGE	FREQ. (MHz)	DWG. #
ROM	P83C51RA+IA	P83C51RB+IA	P83C51RC+IA	P83C51RD+IA					
ОТР	P87C51RA+IA	P87C51RB+IA	P87C51RC+IA	P87C51RD+IA	P80C51RA+IA	0 to +70, 44-Pin Plastic Leaded Chip Carrier	5V	0 to 33	SOT187-2
EPROM				P87C51RD+IK		-			
ROM	P83C51RA+IB	P83C51RB+IB	P83C51RC+IB	P83C51RD+IB	000 E4 D A . I D	0 to +70,	EV	6	_
ОТР	P87C51RA+IB	P87C51RB+IB	P87C51RC+IB	P87C51RD+IB	ם + גרו כסספר	44-Pin Plastic Quad Flat Pack	>	S S S S S S S S S S S S S S S S S S S	2-106 06
ROM	P83C51RA+JN	P83C51RB+JN	P83C51RC+JN	P83C51RD+JN	DSOCE1BA.	-40 to +85,	57	000	
ОТР	P87C51RA+JN	P87C51RB+JN	P87C51RC+JN	P87C51RD+JN	10000 L	40-Pin Plastic Dual In-line Pkg.	>	S S S S S S S S S S S S S S S S S S S	-83 -05
ROM	P83C51RA+JA	P83C51RB+JA	P83C51RC+JA	P83C51RD+JA	A C 1	-40 to +85,	EV	00.01	COT107
ОТР	P87C51RA+JA	P87C51RB+JA	P87C51RC+JA	P87C51RD+JA	40+401 COOOL	44-Pin Plastic Leaded Chip Carrier	^	S 01 0	2-10 100
ROM	P83C51RA+JB	P83C51RB+JB	P83C51RC+JB	P83C51RD+JB	P80C51BA+ IB	-40 to +85,	5٧	0 to 33	SOT307-9
ОТР	P87C51RA+JB	P87C51RB+JB	P87C51RC+JB	P87C51RD+JB		44-Pin Plastic Quad Flat Pack	•	2	7 700


8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

PIN CONFIGURATIONS


DUAL IN-LINE PACKAGE PIN FUNCTIONS



CERAMIC AND PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



PLASTIC QUAD FLAT PACK PIN FUNCTIONS



8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

PIN DESCRIPTIONS

	PII	N NUMB	ER		
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION
V_{SS}	20	22	16	I	Ground: 0V reference.
v_{cc}	40	44	38	1	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0-0.7	39–32	43–36	37–30	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification and received code bytes during EPROM programming. External pull-ups are required during program verification.
P1.0-P1.7	1–8	2–9	40–44, 1–3	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 1 also receives the low-order address byte during program memory verification.
					Alternate functions for 8XC51FX and 8XC51RX+ Port 1 include:
	1	2	40	1/0	T2 (P1.0): Timer/Counter 2 external count input/Clockout (see Programmable Clock-Out)
	2	3	41	- 1	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction Control
	3	4	42	- 1	ECI (P1.2): External Clock Input to the PCA
	4	5	43	1/0	CEX0 (P1.3): Capture/Compare External I/O for PCA module 0
	5	6	44	1/0	CEX1 (P1.4): Capture/Compare External I/O for PCA module 1
	6	7	1	I/O	CEX2 (P1.5): Capture/Compare External I/O for PCA module 2
	7	8	2	1/0	CEX3 (P1.6): Capture/Compare External I/O for PCA module 3
	8	9	3	1/0	CEX4 (P1.7): Capture/Compare External I/O for PCA module 4
P2.0-P2.7	21–28	24–31	18–25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. Some Port 2 pins receive the high order address bits during EPROM programming and verification.
P3.0-P3.7	10–17	11, 13–19	5, 7–13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1 s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below:
	10	11	5	- 1	RxD (P3.0): Serial input port
	11	13	7	0	TxD (P3.1): Serial output port
	12	14	8	I	INTO (P3.2): External interrupt
	13	15	9	1	INT1 (P3.3): External interrupt
	14	16	10	!	T0 (P3.4): Timer 0 external input
	15	17	11		T1 (P3.5): Timer 1 external input
	16	18	12	0	WR (P3.6): External data memory write strobe
	17	19	13	0	RD (P3.7): External data memory read strobe
RST	9	10	4	I	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} .
ALE/PROG	30	33	27	0	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming. ALE can be disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during a MOVX instruction.

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

PIN DESCRIPTIONS (Continued)

	PII	N NUMB	ER		
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION
PSEN	29	32	26	0	Program Store Enable: The read strobe to external program memory. When the 8XC51FX is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA/V _{PP}	31	35	29	ı	External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H and 7FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 7FFFH. This pin also receives the 12.75V programming supply voltage (V _{PP}) during EPROM programming. If security bit 1 is programmed, EA will be internally latched on Reset.
XTAL1	19	21	15	I	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than V_{CC} + 0.5V or V_{SS} – 0.5V, respectively.

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

Table 1. 8XC52/54/58/80C32 Special Function Registers

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT A	DDRESS	, SYMBO	L, OR ALT	ERNATIV	E PORT	FUNCTIO	N LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
AUXR#	Auxiliary	8EH	_	_	_	_	_	_	_	AO	xxxxxxx0B
AUXR1#	Auxiliary 1	A2H	_	_	_	LPEP ³	_	_	_	DPS	xxx0xxx0B
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
DPTR:	Data Pointer (2 bytes)										
DPH	Data Pointer High	83H									00H
DPL	Data Pointer Low	82H		۸⊏	4.0	40	ΛD	۸.۸	40	۸٥	00H
IE*	Interrupt Enable	A8H	AF EA	AE –	AD ET2	AC ES	AB ET1	AA EX1	A9 ET0	A8 EX0	00H
"-	Interrupt Enable	AOIT	BF	BE	BD	BC	BB	BA	B9	B8	0011
I IP*	Interrupt Priority	B8H	_	_ _	PT2	PS	PT1	PX1	PT0	PX0	x0000000B
"	interrupt i nonty	DOIT	B7	B6	B5	B4	B3	B2	B1	B0	
IPH#	Interrupt Priority High	B7H		_	PT2H	PSH	PT1H	PX1H	PTOH	PX0H	x0000000B
'' '''	I interrupt i nonty riigii	5711	87	86	85	84	83	82	81	80	ACCOCCOC
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	l FFH
' '	1 OIL O	0011	97	96	95	94	93	92	91	90	' ' '
P1*	Port 1	90H	-			 		T _	T2EX	T2	l FFH
' '	TOIL	3011	A7	A6	A5	A4	A3	A2	A1	A0	d''''
P2*	Port 2	AOH	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	l FFH
F2	FOILZ	AUH	B7	B6	B5	B4	B3	B2	B1	B0	[
P3*	Port 3	ВОН	RD	WR	T1	T0	INT1	INTO	TxD	RxD	 FFH
F3	Folt3	БОП		VVI	11	10	IINIII	11110	IXD	I UYD	{ ' ' ' '
PCON# ¹	Power Control	87H	SMOD1	SMOD0	_	POF ²	GF1	GF0	PD	IDL	00xx0000B
			D7	D6	D5	D4	D3	D2	D1	D0	1
PSW*	Program Status Word	DOH	CY	AC	F0	RS1	RS0	OV	_ <u>- </u>	Р	оон
RACAP2H#	Timer 2 Capture High	СВН				<u> </u>	l	l	l	l	оон
RACAP2L#	Timer 2 Capture Low	CAH									00H
SADDR#	Slave Address	A9H									оон
SADEN#	Slave Address Mask	В9Н									00H
SBUF	Serial Data Buffer	99H									xxxxxxxxB
			9F	9E	9D	9C	9B	9A	99	98]
SCON*	Serial Control	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	00H
SP	Stack Pointer	81H									07H
			8F	8E	8D	8C	8B	8A	89	88	
TCON*	Timer Control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
			CF	CE	CD	CC	СВ	CA	C9	C8]
T2CON*	Timer 2 Control	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00H
T2MOD#	Timer 2 Mode Control	C9H	_	_	_	_	_	_	T2OE	DCEN	xxxxxx00B
TH0	Timer High 0	8CH									00H
TH1 TH2#	Timer High 1 Timer High 2	8DH CDH									00H 00H
TL0	Timer Fign 2	8AH									00H
TL1	Timer Low 1	8BH									00H
TL2#	Timer Low 2	ССН									00H
TMOD	Timer Mode	89H	GATE	C/T	M1	M0	GATE	C/T	M1	MO	00Н

SFRs are bit addressable.

SFRs are modified from or added to the 80C51 SFRs.

Reserved bits.

^{1.} Reset value depends on reset source.

Bit will not be affected by Reset.
 LPEP – Low Power EPROM operation (OTP/EPROM only)

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

Table 2. 8XC51FA/FB/FC, 8XC51RA+/RB+/RC+/RD+ Special Function Registers

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT A	ADDRESS	, ЅҮМВО	L, OR AL	TERNATIV	E PORT	FUNCTIO	N LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
AUXR#	Auxiliary	8EH	-	_	-	_	_	_	EXTRAM (RX+ only)	AO	xxxxxx00B
AUXR1#	Auxiliary 1	A2H	_	-	-	LPEP3	-	_	_	DPS	xxx0xx0B
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00Н
CCAP0H#	Module 0 Capture High	FAH									xxxxxxxxB
CCAP1H#	Module 1 Capture High	FBH									xxxxxxxxB
CCAP2H#	Module 2 Capture High	FCH									xxxxxxxxB
CCAP3H#	Module 3 Capture High	FDH									xxxxxxxxB
CCAP4H#	Module 4 Capture High	FEH									xxxxxxxxB
CCAP0L#	Module 0 Capture Low	EAH									xxxxxxxxB
CCAP1L#	Module 1 Capture Low	EBH									xxxxxxxxB
CCAP2L#	Module 2 Capture Low	ECH									xxxxxxxxB
CCAP3L#	Module 3 Capture Low	EDH									xxxxxxxxB
CCAP4L#	Module 4 Capture Low	EEH									xxxxxxxxB
CCAPM0#	Module 0 Mode	DAH	_	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCAPM1#	Module 1 Mode	DBH	_	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCAPM2#	Module 2 Mode	DCH	_	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCAPM3#	Module 3 Mode	DDH	_	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCAPM4#	Module 4 Mode	DEH	_	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
			DF	DE	DD	DC	DB	DA	D9	D8	
CCON*#	PCA Counter Control	D8H	CF	CR	_	CCF4	CCF3	CCF2	CCF1	CCF0	00x00000B
CH#	PCA Counter High	F9H				•		•	•	•	00H
CL#	PCA Counter Low	E9H									00H
CMOD#	PCA Counter Mode	D9H	CIDL	WDTE	-	-	_	CPS1	CPS0	ECF	00xxx000B
DPTR: DPH DPL	Data Pointer (2 bytes) Data Pointer High Data Pointer Low	83H 82H									00H 00H
	Data i officer Low	0211	AF	ΑE	AD	AC	AB	AA	A9	A8	0011
IE*	Interrupt Enable	A8H	EA	EC	ET2	ES	ET1	EX1	ET0	EX0	00Н
	•		BF	BE	BD	ВС	BB	ВА	B9	B8	
IP*	Interrupt Priority	В8Н	_	PPC	PT2	PS	PT1	PX1	PT0	PX0	х0000000В
			B7	В6	B5	B4	B3	B2	B1	В0	
IPH#	Interrupt Priority High	В7Н	_	PPCH	PT2H	PSH	PT1H	PX1H	РТОН	PX0H	x0000000B
			87	86	85	84	83	82	81	80	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	
P1*	Port 1	90H	CEX4	CEX3	CEX2	CEX1	CEX0	ECI	T2EX	T2	FFH
			A 7	A6	A5	A4	A3	A2	A 1	A0	
P2*	Port 2	AOH	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	FFH
			B7	B6	B5	B4	B3	B2	B1	В0	
P3*	Port 3	вон	RD	WR	T1	TO	INT1	ĪNT0	TxD	RxD	FFH
PCON#	Power Control	87H	SMOD1	SMOD0	_	POF ²	GF1	GF0	PD	IDL	00xx0000B

SFRs are bit addressable.

SFRs are modified from or added to the 80C51 SFRs.

Reserved bits.

^{1.} Reset value depends on reset source.

Bit will not be affected by Reset.
 LPEP – Low Power EPROM operation (OTP/EPROM only)

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

Table 2. 8XC51FA/FB/FC, 8XC51RA+/RB+/RC+/RD+ Special Function Registers (Continued)

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT A	ADDRESS	, ѕүмво	L, OR AL	TERNATIV	E PORT	FUNCTIO	DN LSB	RESET VALUE
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program Status Word	DOH	CY	AC	F0	RS1	RS0	٥٧	_	Р	00H
RACAP2H#	Timer 2 Capture High	СВН									00H
RACAP2L#	Timer 2 Capture Low	CAH									00H
SADDR#	Slave Address	А9Н									00H
SADEN#	Slave Address Mask	В9Н									00H
SBUF	Serial Data Buffer	99H									xxxxxxxxB
			9F	9E	9D	9C	9B	9A	99	98	
SCON*	Serial Control	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	00Н
SP	Stack Pointer	81H									07H
			8F	8E	8D	8C	8B	8A	89	88	
TCON*	Timer Control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
			CF	CE	CD	CC	СВ	CA	C9	C8	
T2CON*	Timer 2 Control	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00Н
T2MOD#	Timer 2 Mode Control	С9Н	_	_	-	_	_	-	T2OE	DCEN	xxxxxx00B
THO	Timer High 0	8CH									00H
TH1	Timer High 1	8DH									00H
TH2#	Timer High 2	CDH									00H
TL0	Timer Low 0	8AH									00H
TL1	Timer Low 1	8BH									00H
TL2#	Timer Low 2	CCH									00H
TMOD	Timer Mode	89H	GATE	C/T	M1	MO	GATE	C/T	M1	MO	00H
WDTRST	HDW Watch Dog Timer Reset (RX+ only)	0A6H									

SFRs are bit addressable.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on V_{CC} and RST must come up at the same time for a proper start-up. Ports 1, 2, and 3 will asynchronously be driven to their reset condition when a voltage above V_{IH1} (min.) is applied to RESET.

[#] SFRs are modified from or added to the 80C51 SFRs.

Reserved bits.

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

LOW POWER MODES

Stop Clock Mode

The static design enables the clock speed to be reduced down to 0 MHz (stopped). When the oscillator is stopped, the RAM and Special Function Registers retain their values. This mode allows step-by-step utilization and permits reduced system power consumption by lowering the clock frequency down to any value. For lowest power consumption the Power Down mode is suggested.

Idle Mode

In the idle mode (see Table 3), the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

Power-Down Mode

To save even more power, a Power Down mode (see Table 3) can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values down to 2.0V and care must be taken to return $V_{\rm CC}$ to the minimum specified operating voltages before the Power Down Mode is terminated.

Either a hardware reset or external interrupt can be used to exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values.

To properly terminate Power Down the reset or external interrupt should not be executed before $V_{\rm CC}$ is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10ms).

With an external interrupt, INT0 and INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

LPEP

When this bit is set = 1 (AUXR1/Bit4), the chip will go into very low power operation for EPROM at less than 4V (V_{CC} < 4V). When Bit4 = 0, the chip will go back to Active mode.

POWER OFF FLAG

The Power Off Flag (POF) is set by on-chip circuitry when the V_{CC} level on the 8XC51FA/FB/FC rises from 0 to 5V. The POF bit can be set or cleared by software allowing a user to determine if the reset is the result of a power-on or a warm start after powerdown. The V_{CC} level must remain above 3V for the POF to remain unaffected by the V_{CC} level.

Design Consideration

• When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal rest algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

ONCE™ Mode

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems without the device having to be removed from the circuit. The ONCE Mode is invoked by:

- 1. Pull ALE low while the device is in reset and PSEN is high;
- 2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the 8XC51FA/FB is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

Programmable Clock-Out

A 50% duty cycle clock can be programmed to come out on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed:

- 1. to input the external clock for Timer/Counter 2, or
- to output a 50% duty cycle clock ranging from 61Hz to 4MHz at a 16MHz operating frequency.

To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in T2CON) must be cleared and bit T20E in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will be the same.

Table 3. External Pin Status During Idle and Power-Down Mode

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
ldle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

TIMER 2 OPERATION

Timer 2

Timer 2 is a 16-bit Timer/Counter which can operate as either an event timer or an event counter, as selected by C/T2* in the special function register T2CON (see Figure 1). Timer 2 has three operating modes:Capture, Auto-reload (up or down counting) ,and Baud Rate Generator, which are selected by bits in the T2CON as shown in Table 4.

Capture Mode

In the capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2=0, then timer 2 is a 16-bit timer or counter (as selected by C/T2* in T2CON) which, upon overflowing sets bit TF2, the timer 2 overflow bit. This bit can be used to generate an interrupt (by enabling the Timer 2 interrupt bit in the IE register/SFR table). If EXEN2= 1, Timer 2 operates as described above, but with the added feature that a 1- to -0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2 like TF2 can generate an interrupt (which vectors to the same location as Timer 2 overflow interrupt. The Timer 2 interrupt service routine can interrogate TF2 and EXF2 to determine which event caused the interrupt). The capture mode is illustrated in Figure 2 (There is no reload value for TL2 and TH2 in this mode. Even when a capture event occurs from T2EX, the counter keeps on counting T2EX pin transitions or osc/12 pulses.).

Auto-Reload Mode (Up or Down Counter)

In the 16-bit auto-reload mode, Timer 2 can be configured (as either a timer or counter (C/T2* in T2CON)) then programmed to count up or down. The counting direction is determined by bit DCEN(Down Counter Enable) which is located in the T2MOD register (see

Figure 3). When reset is applied the DCEN=0 which means Timer 2 will default to counting up. If DCEN bit is set, Timer 2 can count up or down depending on the value of the T2EX pin.

Figure 4 shows Timer 2 which will count up automatically since DCEN=0. In this mode there are two options selected by bit EXEN2 in T2CON register. If EXEN2=0, then Timer 2 counts up to 0FFFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in RCAP2L and RCAP2H.

The values in RCAP2L and RCAP2H are preset by software means. If EXEN2=1, then a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at input T2EX. This transition also sets the EXF2 bit. The Timer 2 interrupt, if enabled, can be generated when either TF2 or EXF2 are 1.

In Figure 5 DCEN=1 which enables Timer 2 to count up or down. This mode allows pin T2EX to control the direction of count. When a logic 1 is applied at pin T2EX Timer 2 will count up. Timer 2 will overflow at 0FFFFH and set the TF2 flag, which can then generate an interrupt, if the interrupt is enabled. This timer overflow also causes the 16-bit value in RCAP2L and RCAP2H to be reloaded into the timer registers TL2 and TH2.

When a logic 0 is applied at pin T2EX this causes Timer 2 to count down. The timer will underflow when TL2 and TH2 become equal to the value stored in RCAP2L and RCAP2H. Timer 2 underflow sets the TF2 flag and causes 0FFFFH to be reloaded into the timer registers TL2 and TH2.

The external flag EXF2 toggles when Timer 2 underflows or overflows. This EXF2 bit can be used as a 17th bit of resolution if needed. The EXF2 flag does not generate an interrupt in this mode of operation.

	<u>(N</u>	/ISB)							(LSB)	
		TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	
Symbol	Positio	n Nai	me and Sigi	nificance						
TF2	T2CON		er 2 overflov en either RC			overflow and	d must be cl	eared by so	oftware. TF2	will not be set
EXF2	T2CON	EXI inte	EN2 = 1. W h	en Timer 2 . EXF2 mu	interrupt is st be cleare	enabled, EX	F2 = 1 will c	cause the C		ition on T2EX and to the Timer 2 t in up/down
RCLK	T2CON								ow pulses for eceive clock.	its receive clock
TCLK	T2CON								low pulses fo transmit cloc	r its transmit clock k.
EXEN2	T2CON	trar		EX if Timer						of a negative ses Timer 2 to
TR2	T2CON	l.2 Sta	rt/stop contr	ol for Timer	2. A logic 1	starts the ti	mer.			
C/T2	T2CON	l.1 Tim		ternal time	(OSĆ/12)	alling edge	triggered).			
CP/RL2	T2CON	clea EXI	ared, auto-re	loads will o en either R	ccur either v	with Timer 2	overflows o	r negative t	transitions at	EXEN2 = 1. When T2EX when ced to auto-reload suo

Figure 1. Timer/Counter 2 (T2CON) Control Register

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

Table 4. Timer 2 Operating Modes

RCLK + TCLK	CP/RL2	TR2	MODE
0	0	1	16-bit Auto-reload
0	1	1	16-bit Capture
1	Х	1	Baud rate generator
Х	Х	0	(off)




Figure 2. Timer 2 in Capture Mode




Figure 3. Timer 2 Mode (T2MOD) Control Register




Figure 4. Timer 2 in Auto-Reload Mode (DCEN = 0)




Figure 5. Timer 2 Auto Reload Mode (DCEN = 1)

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+




Figure 6. Timer 2 in Baud Rate Generator Mode

Table 5. Timer 2 Generated Commonly Used Baud Rates

Baud Rate	Osc Freq	Timer 2		
Daug nate	OSCIFIED	RCAP2H	RCAP2L	
375K	12MHz	FF	FF	
9.6K	12MHz	FF	D9	
2.8K	12MHz	FF	B2	
2.4K	12MHz	FF	64	
1.2K	12MHz	FE	C8	
300	12MHz	FB	1E	
110	12MHz	F2	AF	
300	6MHz	FD	8F	
110	6MHz	F9	57	

Baud Rate Generator Mode

Bits TCLK and/or RCLK in T2CON (Table 4) allow the serial port transmit and receive baud rates to be derived from either Timer 1 or Timer 2. When TCLK= 0, Timer 1 is used as the serial port transmit baud rate generator. When TCLK= 1, Timer 2 is used as the serial port transmit baud rate generator. RCLK has the same effect for the serial port receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – one generated by Timer 1, the other by Timer 2.

Figure 6 shows the Timer 2 in baud rate generation mode. The baud rate generation mode is like the auto-reload mode,in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in modes 1 and 3 are determined by Timer 2's overflow rate given below:

Modes 1 and 3 Baud Rates =
$$\frac{\text{Timer 2 Overflow Rate}}{16}$$

The timer can be configured for either "timer" or "counter" operation. In many applications, it is configured for "timer" operation (C/T2*=0). Timer operation is different for Timer 2 when it is being used as a baud rate generator.

Usually, as a timer it would increment every machine cycle (i.e., 1/12 the oscillator frequency). As a baud rate generator, it increments every state time (i.e., 1/2 the oscillator frequency). Thus the baud rate formula is as follows:

Modes 1 and 3 Baud Rates =

$$\frac{\text{Oscillator Frequency}}{[32 \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]]}$$

Where: (RCAP2H, RCAP2L)= The content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

The Timer 2 as a baud rate generator mode shown in Figure 6, is valid only if RCLK and/or TCLK = 1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Also if the EXEN2 (T2 external enable flag) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2,TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

When Timer 2 is in the baud rate generator mode, one should not try to read or write TH2 and TL2. As a baud rate generator, Timer 2 is incremented every state time (osc/2) or asynchronously from pin T2; under these conditions, a read or write of TH2 or TL2 may not be accurate. The RCAP2 registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Table 5 shows commonly used baud rates and how they can be obtained from Timer 2.

Summary Of Baud Rate Equations

Timer 2 is in baud rate generating mode. If Timer 2 is being clocked through pin T2(P1.0) the baud rate is:

Baud Rate =
$$\frac{\text{Timer 2 Overflow Rate}}{16}$$

If Timer 2 is being clocked internally, the baud rate is:

Baud Rate =
$$\frac{f_{OSC}}{[32 \times [65536 - (RCAP2H, RCAP2L)]]}$$

Where f_{OSC}= Oscillator Frequency

To obtain the reload value for RCAP2H and RCAP2L, the above equation can be rewritten as:

RCAP2H, RCAP2L =
$$65536 - \left(\frac{f_{OSC}}{32 \times Baud \ Rate}\right)$$

Timer/Counter 2 Set-up

Except for the baud rate generator mode, the values given for T2CON do not include the setting of the TR2 bit. Therefore, bit TR2 must be set, separately, to turn the timer on. see Table 6 for set-up of Timer 2 as a timer. Also see Table 7 for set-up of Timer 2 as a counter.

Table 6. Timer 2 as a Timer

	T2CON				
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)			
16-bit Auto-Reload	00Н	08H			
16-bit Capture	01H	09Н			
Baud rate generator receive and transmit same baud rate	34H	36H			
Receive only	24H	26H			
Transmit only	14H	16H			

Table 7. Timer 2 as a Counter

	ТМ	OD	
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)	
16-bit	02H	оан	
Auto-Reload	03H	0BH	

NOTES

- Capture/reload occurs only on timer/counter overflow.
- 2. Capture/reload occurs on timer/counter overflow and a 1-to-0 transition on T2EX (P1.1) pin except when Timer 2 is used in the baud rate generator mode.

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

Enhanced UART

The UART operates in all of the usual modes that are described in the first section of *Data Handbook IC20, 80C51-Based 8-Bit Microcontrollers*. In addition the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The 8XC51FA/83C51FB UART also fully supports multiprocessor communication as does the standard 80C51 UART.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0) (see Figure 7). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 8.

Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 9.

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to b used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "[Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0 SADDR = 1100 0000 SADEN = 1111 1101

Given = $\frac{1111 + 101}{1100 + 0000}$

Slave 1 SADDR = 1100 0000 SADEN = 1111 1110 Given = 1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	=	1100 0000)
	SADEN	=	<u>1111 1001</u>	
	Given	=	1100 0XX)
Slave 1	SADDR	=	1110 0000)
	SADEN	=	<u>1111 1010</u>	<u> </u>
	Given	=	1110 0X0X	<
Slave 2	SADDR	=	1110 0000)
	SADEN	=	<u>1111 1100</u>	!
	Given	=	1110 00XX	<

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary t make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are teated as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". this effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

	S	CON Addre	ess = 98H						F	Reset Value = 0000 0000B
	Bit Add	ressable								_
		SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	
	Bit:	7	6	5	4	3	2	1	0	
	(5	SMOD0 = 0	/1)*							
Symbol	Funct	tion								
FE	Framing Error bit. This bit is set by the receiver when an invalid stop bit is detected. The FE bit is not cleared by valid frames but should be cleared by software. The SMOD0 bit must be set to enable access to the FE bit.									
SM0	Serial	Port Mode	Bit 0, (SM	DD0 must :	= 0 to acce	ss bit SM0)				
SM1	Serial SM0	Port Mode SM1	Bit 1 Mode	Descr	iption	Baud Rate	**			
	0	0	0	shift re	egister	f _{OSC} /12				
	0	1	1	8-bit U		variable				
	1	0	2 3	9-bit U		f _{OSC} /64 or	f _{OSC} /32			
SM2	1 1 3 9-bit UART variable Enables the Automatic Address Recognition feature in Modes 2 or 3. If SM2 = 1 then RI will not be set unless the received 9th data bit (RB8) is 1, indicating an address, and the received byte is a Given or Broadcast Address. In Mode 1, if SM2 = 1 then RI will not be activated unless a valid stop bit was received, and the received byte is a Given or Broadcast Address. In Mode 0, SM2 should be 0.									
REN	Enabl	es serial red	ception. Se	t by softwa	re to enab	le reception	Clear by s	oftware to d	disable rec	eption.
ТВ8	The 9	th data bit th	nat will be	transmitted	l in Modes	2 and 3. Set	or clear by	software a	s desired.	
RB8		des 2 and 3 de 0, RB8 is			was receiv	ed. In Mode	1, if SM2 =	0, RB8 is t	the stop bi	t that was received.
TI	Transmit interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission. Must be cleared by software.									
RI		Receive interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial reception (except see SM2). Must be cleared by software.								
T E: OD0 is locate	ed at PCON6 r frequency	5.								

Figure 7. SCON: Serial Port Control Register

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+




Figure 8. UART Framing Error Detection




Figure 9. UART Multiprocessor Communication, Automatic Address Recognition

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

Interrupt Priority Structure

The 8XC51FA/FB and 8XC51RA+/RB+/RC+/RD+ have a 7-source four-level interrupt structure (see Table 8). The 80C52/54/58 and 80C32 only have a 6-source four-level interrupt structure because these devices do not have a PCA. There are 3 SFRs associated with the interrupts on the 8XC51FA/FB. They are the IE and IP. (See Figures 10 and 11.) In addition, there is the IPH (Interrupt Priority High) register that makes the four-level interrupt structure possible. The IPH is located at SFR address B7H. The structure of the IPH register and a description of its bits is shown below:

IPH (Interrupt Priority High) (B7H)

7	6	5	4	3	2	1	0	
_	PPC	H PT2H	PSH	PT1H	PX1H	PT0H	PX0H	
IPH.1	I.0 PX0H External interrupt 0 priority high I.1 PT0H Timer 0 interrupt priority high I.2 PX1H External interrupt 1 priority high							
IPH.3 IPH.4	PT1H	Timer 1 interrupt priority high Serial Port interrupt high						
		Timer 2 interrupt priority high PCA interrupt priority high for FX and RX+ only.						
IPH.7	_	otherwise not implemented. Not implemented						

The function of the IPH SFR is simple and when combined with the IP SFR determines the priority of each interrupt. The priority of each interrupt is determined as shown in the following table:

PRIORI ⁻	TY BITS	INTERRUPT PRIORITY LEVEL		
IPH.x	IP.x	INTERROFT FRIORITT EEVEE		
0	0	Level 0 (lowest priority)		
0	1	Level 1		
1	0	Level 2		
1	1	Level 3 (highest priority)		

The priority scheme for servicing the interrupts is the same as that for the 80C51, except there are four interrupt levels rather than two as on the 80C51. An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.

Table 8. Interrupt Table

SOURCE	POLLING PRIORITY	REQUEST BITS	HARDWARE CLEAR?	VECTOR ADDRESS
X0	1	IE0	N (L) ¹ Y (T) ²	03H
T0	2	TP0	Υ	овн
X1	3	IE1	N (L) Y (T)	13H
T1	4	TF1	Υ	1BH
SP	5	R1, TI	N	23H
T2	6	TF2, EXF2	N	2BH
PCA (8XC51FX and 8XC51RX+ only)	7	CF, CCFn n = 0-4	N	33H

NOTES:

- 1. L = Level activated
- 2. T = Transition activated

	_	7	6	5	4	3	2	1	0
	IE (0A8H)	EA	EC	ET2	ES	ET1	EX1	ET0	EX0
			Bit = 1 ena Bit = 0 dis	ables the i ables it.	nterrupt.				
BIT	SYMBOL	FUNC	TION						
IE.7	EA	Global disable bit. If EA = 0, all interrupts are disabled. If EA = 1, each interrupt can be individually enabled or disabled by setting or clearing its enable bit.							
IE.6	EC	PCA ir	PCA interrupt enable bit for FX and RX+ only – not implemented otherwise.						
IE.5	ET2	Timer 2 interrupt enable bit.							
IE.4	ES	Serial	Serial Port interrupt enable bit.						
IE.3	ET1	Timer	Timer 1 interrupt enable bit.						
IE.2	EX1	External interrupt 1 enable bit.							
IE.1	ET0	Timer 0 interrupt enable bit.							
IE.0	EX0	Extern	al interrup	t 0 enable	e bit.				

Figure 10. IE Registers

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+





Figure 11. IP Registers

Reduced EMI Mode

The AO bit (AUXR.0) in the AUXR register when set disables the ALE output.

Reduced EMI Mode

AUXR (8EH)




Dual DPTR

The dual DPTR structure (see Figure 12) is a way by which the chip will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUSR1/bit0 that allows the program code to switch between them.

New Register Name: AUXR1#

SFR Address: A2H

Reset Value: xxxxxxxx0B



Where:

DPS = AUXR1/bit0 = Switches between DPTR0 and DPTR1.

Select Reg	DPS
DPTR0	0
DPTR1	1

The DPS bit status should be saved by software when switching between DPTR0 and DPTR1.




Figure 12.

DPTR Instructions

The instructions that refer to DPTR refer to the data pointer that is currently selected using the AUXR1/bit 0 register. The six instructions that use the DPTR are as follows:

INC DPTR	Increments the data pointer by 1
MOV DPTR, #data16	Loads the DPTR with a 16-bit constant
MOV A, @ A+DPTR	Move code byte relative to DPTR to ACC
MOVX A, @ DPTR	Move external RAM (16-bit address) to ACC
MOVX @ DPTR , A	Move ACC to external RAM (16-bit address)
JMP @ A + DPTR	Jump indirect relative to DPTR

The data pointer can be accessed on a byte-by-byte basis be specifying the Low or High byte in an instruction which accesses the SFRs. See application note AN458 for more details.

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

(8XC51FX and 8XC51RX+ ONLY)

Programmable Counter Array (PCA) (8XC51FX and 8XC51RX+ only)

The Programmable Counter Array available on the 8XC51FX and 8XC51RX+ is a special 16-bit Timer that has five 16-bit capture/compare modules associated with it. Each of the modules can be programmed to operate in one of four modes: rising and/or falling edge capture, software timer, high-speed output, or pulse width modulator. Each module has a pin associated with it in port 1. Module 0 is connected to P1.3(CEX0), module 1 to P1.4(CEX1), etc. The basic PCA configuration is shown in Figure 13.

The PCA timer is a common time base for all five modules and can be programmed to run at: 1/12 the oscillator frequency, 1/4 the oscillator frequency, the Timer 0 overflow, or the input on the ECI pin (P1.2). The timer count source is determined from the CPS1 and CPS0 bits in the CMOD SFR as follows (see Figure 16):

CPS1 CPS0 PCA Timer Count Source

- 0 0 1/12 oscillator frequency
- 0 1 1/4 oscillator frequency
- 1 0 Timer 0 overflow
- 1 1 External Input at ECI pin

In the CMOD SFR are three additional bits associated with the PCA They are CIDL which allows the PCA to stop during idle mode, WDTE which enables or disables the watchdog function on module 4, and ECF which when set causes an interrupt and the PCA overflow flag CF (in the CCON SFR) to be set when the PCA timer overflows. These functions are shown in Figure 14.

The watchdog timer function is implemented in module 4 (see Figure 23).

The CCON SFR contains the run control bit for the PCA and the flags for the PCA timer (CF) and each module (refer to Figure 17). To run the PCA the CR bit (CCON.6) must be set by software. The PCA is shut off by clearing this bit. The CF bit (CCON.7) is set when the PCA counter overflows and an interrupt will be generated if the

ECF bit in the CMOD register is set, The CF bit can only be cleared by software. Bits 0 through 4 of the CCON register are the flags for the modules (bit 0 for module 0, bit 1 for module 1, etc.) and are set by hardware when either a match or a capture occurs. These flags also can only be cleared by software. The PCA interrupt system shown in Figure 15.

Each module in the PCA has a special function register associated with it. These registers are: CCAPM0 for module 0, CCAPM1 for module 1, etc. (see Figure 18). The registers contain the bits that control the mode that each module will operate in. The ECCF bit (CCAPMn.0 where n=0, 1, 2, 3, or 4 depending on the module) enables the CCF flag in the CCON SFR to generate an interrupt when a match or compare occurs in the associated module. PWM (CCAPMn.1) enables the pulse width modulation mode. The TOG bit (CCAPMn.2) when set causes the CEX output associated with the module to toggle when there is a match between the PCA counter and the module's capture/compare register. The match bit MAT (CCAPMn.3) when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the module's capture/compare register.

The next two bits CAPN (CCAPMn.4) and CAPP (CCAPMn.5) determine the edge that a capture input will be active on. The CAPN bit enables the negative edge, and the CAPP bit enables the positive edge. If both bits are set both edges will be enabled and a capture will occur for either transition. The last bit in the register ECOM (CCAPMn.6) when set enables the comparator function. Figure 19 shows the CCAPMn settings for the various PCA functions.

There are two additional registers associated with each of the PCA modules. They are CCAPnH and CCAPnL and these are the registers that store the 16-bit count when a capture occurs or a compare should occur. When a module is used in the PWM mode these registers are used to control the duty cycle of the output.




Figure 13. Programmable Counter Array (PCA)

(8XC51FX and 8XC51RX+ ONLY)




Figure 14. PCA Timer/Counter




Figure 15. PCA Interrupt System

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

(8XC51FX and 8XC51RX+ ONLY)




Figure 16. CMOD: PCA Counter Mode Register




Figure 17. CCON: PCA Counter Control Register

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

(8XC51FX and 8XC51RX+ ONLY)




Figure 18. CCAPMn: PCA Modules Compare/Capture Registers

_	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	MODULE FUNCTION
Х	0	0	0	0	0	0	0	No operation
Х	Х	1	0	0	0	0	Х	16-bit capture by a positive-edge trigger on CEXn
Х	Х	0	1	0	0	0	Х	16-bit capture by a negative trigger on CEXn
Х	Х	1	1	0	0	0	Х	16-bit capture by a transition on CEXn
Х	1	0	0	1	0	0	Х	16-bit Software Timer
Х	1	0	0	1	1	0	Х	16-bit High Speed Output
Х	1	0	0	0	0	1	0	8-bit PWM
Х	1	0	0	1	Х	0	Х	Watchdog Timer

Figure 19. PCA Module Modes (CCAPMn Register)

PCA Capture Mode

To use one of the PCA modules in the capture mode either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated. Refer to Figure 20.

16-bit Software Timer Mode

The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the modules CCAPMn register. The PCA timer will be compared to the module's capture registers and when a match occurs an interrupt will occur if the CCFn (CCON SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set (see Figure 21).

High Speed Output Mode

In this mode the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set (see Figure 22).

Pulse Width Modulator Mode

All of the PCA modules can be used as PWM outputs. Figure 23 shows the PWM function. The frequency of the output depends on the source for the PCA timer. All of the modules will have the same frequency of output because they all share the PCA timer. The duty cycle of each module is independently variable using the module's capture register CCAPLn. When the value of the PCA CL SFR is less than the value in the module's CCAPLn SFR the output will be low, when it is equal to or greater than the output will be high. When CL overflows from FF to 00, CCAPLn is reloaded with the value in CCAPHn. the allows updating the PWM without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.

(8XC51FX and 8XC51RX+ ONLY)




Figure 20. PCA Capture Mode




Figure 21. PCA Compare Mode

(8XC51FX and 8XC51RX+ ONLY)




Figure 22. PCA High Speed Output Mode




Figure 23. PCA PWM Mode

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

(8XC51FX and 8XC51RX+ ONLY)




Figure 24. PCA Watchdog Timer m(Module 4 only)

PCA Watchdog Timer

An on-board watchdog timer is available with the PCA to improve the reliability of the system without increasing chip count. Watchdog timers are useful for systems that are susceptible to noise, power glitches, or electrostatic discharge. Module 4 is the only PCA module that can be programmed as a watchdog. However, this modlue can still be used for other modes if the watchdog is not needed.

Figure 24 shows a diagram of how the watchdog works. The user pre-loads a 16-nbit value in the compare registers. Just like the other compare modes, this 16-bit value is copared to the PCA timer value. If a match is allowed to occur, an internal reset will be generated. This will not cause the RST pin to be driven high.

In order to hold off the reset, the user has three options:

- periodically change the compare value so it will never match the PCA timer
- 2. periodically change the PCA timer value so it will never match the compare values, or
- disable the watchdog by clearing the WDTE bit before a match occurs and then re-enable it.

The first two options are more reliable because the watchdog timer is never disabled as in option #3. If the program counter ever goes astray, a match will eventually occur and cause an internal reset. The second option is also not recommended if other PCA modules are being used. Remember, the PCA timer is the time base for all modules; changing eh time base for other modules would not be a good idea. Thus, in most applications the first solution is the best option.

Figure 25 shows the code for initializing the watchdog timer. Module 4 can be configured in either compare mode, and the WDTE bit in CMOD must also be set. The user's software then must periodically change (CCAP4H,CCAP4L) to keep a match from occurring with the PCA timer (CH,CL). This code is given in the WATCHDOG routine in Figure 25.

This routine should not be part of an interrupt service routine, because if the program counter goes astray and gets stuck in an infinite loop, interrupts will still be serviced and the watchdog will keep getting reset. Thus, the prupose of the watchdog would be defeated. Instead, call this subroutine from the main program within 2^{16} count of the PCA timer.

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

(8XC51FX and 8XC51RX+ ONLY)

```
INIT_WATCHDOG:
  MOV CCAPM4, #4CH ; Module 4 in compare mode

MOV CCAP4L, #0FFH ; Write to low byte first

MOV CCAP4H, #0FFH : Before PCA timer counts:
  MOV CCAP4H, #0FFH
                          ; Before PCA timer counts up to
                           ; FFFF Hex, these compare values
                           ; must be changed
  ORL CMOD, #40H
                           ; Set the WDTE bit to enable the
                           ; watchdog timer without changing
                           ; the other bits in CMOD
; Main program goes here, but CALL WATCHDOG periodically.
CLR EA ; Hold off interrupts

MOV CCAP4L, #00 ; Next compare value is within

MOV CCAP4H, CH ; 255 counts of ''
WATCHDOG:
                          ; 255 countts of the current PCA
                           ; timer value
  RET
```

Figure 25. PCA Watchdog Timer Initialization Code

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

(8XC51RX+ ONLY)

Expanded Data RAM Addressing (8XC51RX+ ONLY)

The 8XC51RX and 8XC51RX+ have internal data memory that is mapped into four separate segments: the lower 128 bytes of RAM, upper 128 bytes of RAM, 128 bytes Special Function Register (SFR), and 256 bytes (768 for RD and RD+) expanded RAM (ERAM).

The four segments are:

- The Lower 128 bytes of RAM (addresses 00H to 7FH) are directly and indirectly addressable.
- The Upper 128 bytes of RAM (addresses 80H to FFH) are indirectly addressable only.
- The Special Function Registers, SFRs, (addresses 80H to FFH) are directly addressable only.
- The 256-bytes (768 for RD+) expanded RAM (ERAM, 00H – FFH) are indirectly accessed by move external instruction, MOVX, and with the EXTRAM bit cleared, see Figure 26.

The Lower 128 bytes can be accessed by either direct or indirect addressing. The Upper 128 bytes can be accessed by indirect addressing only. The Upper 128 bytes occupy the same address space as the SFR. That means they have the same address, but are physically separate from SFR space.

When an instruction accesses an internal location above address 7FH, the CPU knows whether the access is to the upper 128 bytes of data RAM or to SFR space by the addressing mode used in the instruction. Instructions that use direct addressing access SFR space. For example:

MOV 0A0H,#data

accesses the SFR at location 0A0H (which is P2). Instructions that use indirect addressing access the Upper 128 bytes of data RAM.

For example:

MOV @R0,#data

where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).

The ERAM can be accessed by indirect addressing, with EXTRAM bit cleared and MOVX instructions. This part of memory is physically located on-chip, logically occupies the first 256-bytes (768 for RD and RD+) of external data memory.

With EXTRAM = 0, the ERAM is indirectly addressed, using the MOVX instruction in combination with any of the registers R0, R1 of the selected bank or DPTR. An access to ERAM will not affect ports P0, P3.6 (WR#) and P3.7 (RD#). P2 SFR is output during external addressing. For example, with EXTRAM = 0,

MOVX @R0.#data

where R0 contains 0A0H, access the ERAM at address 0A0H rather than external memory. An access to external data memory locations haigher than FFH (2FF for RD and RD+) (i.e., 0100H to FFFFH) will be performed with the MOVX DPTR instructions in the same way as in the standard 80C51, so with P0 and P2 as data/address bus, and P3.6 and P3.7 as write and read timing signals. Refer to Figure 27.

With EXTRAM = 1, MOVX @Ri and MOVX @DPTR will be similar to the standard 80C51. MOVX @ Ri will provide an 8-bit address multiplexed with data on Port 0 and any output port pins can be used to output higher order address bits. This is to provide the external paging capability. MOVX @DPTR will generate a 16-bit address. Port 2 outputs the high-order eight address bits (the contents of DPH) while Port 0 multiplexes the low-order eight address bits (DPL) with data. MOVX @Ri and MOVX @DPTR will generate either read or write signals on P3.6 (#WR) and P3.7 (#RD).

The stack pointer (SP) may be located anywhere in the 256 bytes RAM (lower and upper RAM) internal data memory. The stack may not be located in the ERAM.




Figure 26. AUXR: Auxiliary Register (RX+ only)

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

(8XC51RX+ ONLY)




Figure 27. Internal and External Data Memory Address Space with EXTRAM = 0

HARDWARE WATCHDOG TIMER (ONE-TIME ENABLED WITH RESET-OUT FOR 8XC51RX+)

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upset. The WDT consists of a 14-bit counter and the WatchDog Timer ReSeT (WDTRST) SFR. The WDT is default to disable from exiting reset. To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When WDT is enabled, it will increment every machine cycle while the oscillator is running and there is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST-pin.

Using the WDT

To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When WDT is enabled, the user needs to service it by writing to 01EH and 0E1H to WDTRST to avoid WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH) and this will reset the device. When WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 16383 machine cycles. To reset the WDT, the user must write 01EH and 0E1H to WDTRST. WDTRST is a write only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the RST-pin. The RESET pulse duration is $98 \times T_{\rm OSC}$, where $T_{\rm OSC} = 1/f_{\rm OSC}$. To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

ABSOLUTE MAXIMUM RATINGS1, 2, 3

PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70 or -40 to +85	ů
Storage temperature range	-65 to +150	ů
Voltage on EA/V _{PP} pin to V _{SS}	0 to +13.0	V
Voltage on any other pin to V _{SS}	-0.5 to +6.5	٧
Maximum I _{OL} per I/O pin	15	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	W

NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- 2. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static
- charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.

 Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$ °C to +70°C or -40°C to +85°C, $V_{CC} = 2.7V$ to 5.5V ±10%, $V_{SS} = 0V$ (16MHz devices)

0)41001		TEST				
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP ¹	MAX	UNIT
.,	L	4.0V < V _{CC} < 5.5V	-0.5		0.2V _{CC} -0.1	V
V _{IL}	Input low voltage	2.7V <v<sub>CC< 4.0V</v<sub>	-0.5		0.7	٧
V _{IH}	Input high voltage (ports 0, 1, 2, 3, EA)		0.2V _{CC} +0.9		V _{CC} +0.5	٧
V _{IH1}	Input high voltage, XTAL1, RST		0.7V _{CC}		V _{CC} +0.5	٧
V _{OL}	Output low voltage, ports 1, 2, ⁸	$V_{CC} = 2.7V$ $I_{OL} = 1.6 \text{mA}^2$			0.4	٧
V _{OL1}	Output low voltage, port 0, ALE, PSEN8, 7	$V_{CC} = 2.7V$ $I_{OL} = 3.2 \text{mA}^2$			0.4	٧
V _{OH}	Outside high well-may made 1, 0, 2,3	V _{CC} = 2.7V I _{OH} = -20μA	V _{CC} – 0.7			٧
	Output high voltage, ports 1, 2, 3 ³	V _{CC} = 4.5V I _{OH} = -30μA	V _{CC} – 0.7			٧
V _{OH1}	Output high voltage (port 0 in external bus mode), ALE ⁹ , PSEN ³	V _{CC} = 2.7V I _{OH} = −3.2mA	V _{CC} – 0.7			V
I _{IL}	Logical 0 input current, ports 1, 2, 3	V _{IN} = 0.4V	- 1		-50	μΑ
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3 ⁶	V _{IN} = 2.0V See note 4			-650	μА
ILI	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$			±10	μΑ
Icc	Power supply current (see Figure 35): Active mode @ 16MHz Idle mode @ 16MHz Power-down mode or clock stopped (see Figure 39 for conditions)	See note 5 T _{amb} = 0°C to 70°C T _{amb} = -40°C to +85°C		3	15 4 50 75	mA mA μA μA
R _{RST}	Internal reset pull-down resistor		40		225	kΩ
C _{IO}	Pin capacitance ¹⁰ (except EA)				15	pF

NOTES:

- Typical ratings are not guaranteed. The values listed are at room temperature, 5V.
- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions
- 3. Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the V_{CC}-0.7 specification when the address bits are stabilizing
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2V.
- See Figures 36 through 39 for I_{CC} test conditions.

 $I_{CC} = 0.9 \times \overline{FREQ}$. + 1.1mA

- Idle mode: $I_{CC} = 0.18 \times FREQ. +1.01 mA$; See Figure 35.

 6. This value applies to $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$. For $T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$, $I_{TL} = -750 \mu A$.
- Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
- 8. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: Maximum I_{OL} per port pin: 15mA (*NOTE: This is 85°C specification.)

Maximum IOL per 8-bit port: 26mA

Maximum total I_{OL} for all outputs: 71mA

If IoL exceeds the test condition, Vol may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

9. ALE is tested to V_{OH1}, except when ALE is off then V_{OH} is the voltage specification.

10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25pF. Pin capacitance of ceramic package is less than 15pF (except EA is 25pF).

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

DC ELECTRICAL CHARACTERISTICS

 T_{amb} = 0°C to +70°C or -40°C to +85°C, 24MHz and 33MHz devices; 5V ±10%; V_{SS} = 0V

SYMBOL	DADAMETED	TEST				
	PARAMETER	CONDITIONS	MIN	TYP ¹	МАХ	UNIT
V _{IL}	Input low voltage	4.5V < V _{CC} < 5.5V	-0.5		0.2V _{CC} -0.1	٧
V _{IH}	Input high voltage (ports 0, 1, 2, 3, EA)		0.2V _{CC} +0.9		V _{CC} +0.5	٧
V _{IH1}	Input high voltage, XTAL1, RST		0.7V _{CC}		V _{CC} +0.5	٧
V _{OL}	Output low voltage, ports 1, 2, 3 ⁸	$V_{CC} = 4.5V$ $I_{OL} = 1.6 \text{mA}^2$			0.4	٧
V _{OL1}	Output low voltage, port 0, ALE, PSEN 7, 8	$V_{CC} = 4.5V$ $I_{OL} = 3.2 \text{mA}^2$			0.4	V
V _{OH}	Output high voltage, ports 1, 2, 3 ³	$V_{CC} = 4.5V$ $I_{OH} = -30\mu A$	V _{CC} - 0.7			V
V _{OH1}	Output high voltage (port 0 in external bus mode), ALE ⁹ , PSEN ³	$V_{\rm CC} = 4.5V$ $I_{\rm OH} = -3.2$ mA	V _{CC} - 0.7			V
I _{IL}	Logical 0 input current, ports 1, 2, 3	$V_{IN} = 0.4V$	-1		- 50	μА
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3 ⁶	V _{IN} = 2.0V See note 4			-650	μΑ
ILI	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$			±10	μА
I _{CC}	Power supply current (see Figure 35): Active mode (see Note 5) Idle mode (see Note 5)	See note 5				
	Power-down mode or clock stopped (see Figure 39 for conditions)	T _{amb} = 0°C to 70°C T _{amb} = −40°C to +85°C		3	50 75	μA μA
R _{RST}	Internal reset pull-down resistor		40		225	kΩ
C _{IO}	Pin capacitance ¹⁰ (except EA)				15	pF

NOTES:

- 1. Typical ratings are not guaranteed. The values listed are at room temperature, 5V.
- 2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the VOI s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions
- 3. Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the VCC-0.7 specification when the address bits are stabilizing
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2V.
- 5. See Figures 36 through 39 for I_{CC} test conditions.

 $I_{CC(MAX)} = 0.9 \times FREQ. + 1.1 mA$

- Idle mode: $I_{CC(MAX)} = 0.18 \times FREQ. + 1.0mA$; See Figure 35. 6. This value applies to $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$. For $T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$, $I_{TL} = -750\mu A$.
- Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
- 8. Under steady state (non-transient) conditions, IOL must be externally limited as follows: 15mA (*NOTE: This is 85°C specification.) Maximum IOL per port pin:

Maximum IOL per 8-bit port: 26mA

Maximum total IOL for all outputs: 71mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

ALE is tested to V_{OH1} , except when ALE is off then V_{OH} is the voltage specification.

10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25pF. Pin capacitance of ceramic package is less than 15pF (except EA is 25pF).

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

AC ELECTRICAL CHARACTERISTICS

 T_{amb} = 0°C to +70°C or -40°C to +85°C, V_{CC} = +2.7V to +5.5V, V_{SS} = 0V^{1, 2, 3}

<u></u>			16MHz	CLOCK	VARIABL		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	28	Oscillator frequency Speed versions : 4; 5			3.5	16	MHz
t _{LHLL}	28	ALE pulse width	85		2t _{CLCL} -40		ns
t _{AVLL}	28	Address valid to ALE low	22		t _{CLCL} -40		ns
t _{LLAX}	28	Address hold after ALE low	32		t _{CLCL} -30		ns
t _{LLIV}	28	ALE low to valid instruction in		150		4t _{CLCL} -100	ns
t _{LLPL}	28	ALE low to PSEN low	32		t _{CLCL} -30		ns
t _{PLPH}	28	PSEN pulse width	142		3t _{CLCL} –45		ns
t _{PLIV}	28	PSEN low to valid instruction in		82		3t _{CLCL} -105	ns
t _{PXIX}	28	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	28	Input instruction float after PSEN		37		t _{CLCL} -25	ns
t _{AVIV} ⁴	28	Address to valid instruction in		207		5t _{CLCL} -105	ns
t _{PLAZ}	28	PSEN low to address float		10		10	ns
Data Memo	ory		•			•	
t _{RLRH}	29, 30	RD pulse width	275		6t _{CLCL} -100		ns
twLWH	29, 30	WR pulse width	275		6t _{CLCL} -100		ns
t _{RLDV}	29, 30	RD low to valid data in		147		5t _{CLCL} -165	ns
t _{RHDX}	29, 30	Data hold after RD	0		0		ns
t _{RHDZ}	29, 30	Data float after RD		65		2t _{CLCL} -60	ns
t _{LLDV}	29, 30	ALE low to valid data in		350		8t _{CLCL} -150	ns
t _{AVDV}	29, 30	Address to valid data in		397		9t _{CLCL} -165	ns
t _{LLWL}	29, 30	ALE low to RD or WR low	137	239	3t _{CLCL} –50	3t _{CLCL} +50	ns
t _{AVWL}	29, 30	Address valid to WR low or RD low	122		4t _{CLCL} -130		ns
t _{QVWX}	29, 30	Data valid to WR transition	13		t _{CLCL} -50		ns
t _{WHQX}	29, 30	Data hold after WR	13		t _{CLCL} -50		ns
t _{QVWH}	30	Data valid to WR high	287		7t _{CLCL} -150		ns
t _{RLAZ}	29, 30	RD low to address float		0		0	ns
t _{WHLH}	29, 30	RD or WR high to ALE high	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
External C	lock						
t _{CHCX}	32	High time	20		20	tclcl-tclcx	ns
t _{CLCX}	32	Low time	20		20	tclcl-tchcx	ns
t _{CLCH}	32	Rise time		20		20	ns
t _{CHCL}	32	Fall time		20		20	ns
Shift Regis	ster						
t _{XLXL}	31	Serial port clock cycle time	750		12t _{CLCL}		ns
t _{QVXH}	31	Output data setup to clock rising edge	492		10t _{CLCL} -133		ns
t _{XHQX}	31	Output data hold after clock rising edge	8		2t _{CLCL} -117		ns
t _{XHDX}	31	Input data hold after clock rising edge	0		0		ns
t _{XHDV}	31	Clock rising edge to input data valid		492		10t _{CLCL} -133	ns

- Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
- 3. Interfacing the microcontroller to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0
- See application note AN457 for external memory interface.

5. Parts are guaranteed to operate down to 0Hz.

1997 Mar 21 38

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

AC ELECTRICAL CHARACTERISTICS

 T_{amb} = 0°C to +70°C or -40°C to +85°C, V_{CC} = 5V ±10%, V_{SS} = 0V^{1, 2, 3}

			24MHz	CLOCK	VARIABL	E CLOCK ⁴	33MHz	33MHz CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	28	Oscillator frequency			3.5	33			
		Speed versions : A; B (24MHz) : I; J (33MHz)	3.5	24			3.5	33	MHz
1	20	ALE pulse width	43		24 40			33	
t _{LHLL}	28	Address valid to ALE low	17		2t _{CLCL} -40		21 5		ns
t _{AVLL}	28				t _{CLCL} -25		5		ns
t _{LLAX}	28	Address hold after ALE low	17	100	t _{CLCL} -25	41 05			ns
t _{LLIV}	28	ALE low to valid instruction in		102		4t _{CLCL} -65	<u> </u>	55	ns
t _{LLPL}	28	ALE low to PSEN low	17		t _{CLCL} -25		5		ns
t _{PLPH}	28	PSEN pulse width	80	L	3t _{CLCL} –45		45		ns
t _{PLIV}	28	PSEN low to valid instruction in		65		3t _{CLCL} -60		30	ns
t _{PXIX}	28	Input instruction hold after PSEN	0		0		0		ns
t _{PXIZ}	28	Input instruction float after PSEN		17		t _{CLCL} -25		5	ns
t _{AVIV}	28	Address to valid instruction in		128		5t _{CLCL} -80		70	ns
t _{PLAZ}	28	PSEN low to address float		10		10		10	ns
Data Mem	ory								
t _{RLRH}	29, 30	RD pulse width	150		6t _{CLCL} -100		82		ns
t _{WLWH}	29, 30	WR pulse width	150		6t _{CLCL} -100		82		ns
t _{RLDV}	29, 30	RD low to valid data in		118		5t _{CLCL} -90		60	ns
t _{RHDX}	29, 30	Data hold after RD	0		0		0		ns
t _{RHDZ}	29, 30	Data float after RD		55		2t _{CLCL} -28		32	ns
tLLDV	29, 30	ALE low to valid data in		183		8t _{CLCL} -150		90	ns
t _{AVDV}	29, 30	Address to valid data in		210		9t _{CLCL} -165		105	ns
t _{LLWL}	29, 30	ALE low to RD or WR low	75	175	3t _{CLCL} -50	3t _{CLCL} +50	40	140	ns
t _{AVWL}	29, 30	Address valid to WR low or RD low	92		4t _{CLCL} -75		45		ns
t _{QVWX}	29, 30	Data valid to WR transition	12		t _{CLCL} -30		0		ns
t _{WHQX}	29, 30	Data hold after WR	17	1	t _{CLCL} -25		5	1	ns
t _{QVWH}	30	Data valid to WR high	162	1	7t _{CLCL} -130		80	1	ns
t _{RLAZ}	29, 30	RD low to address float		0	GEGE	0		0	ns
twhLH	29, 30	RD or WR high to ALE high	17	67	t _{CLCL} -25	t _{CLCL} +25	5	55	ns
External C					OLOL	OLOL			
t _{CHCX}	32	High time	17		17	tclcl-tclcx			ns
tCLCX	32	Low time	17	 	17	tolor-tohox	1	 	ns
toloh	32	Rise time	· · ·	5	· · · ·	5			ns
	32	Fall time		5		5			ns
t _{CHCL} Shift Regi		i ali aliio	<u> </u>		<u> </u>				113
	31	Serial port clock cycle time	505	I	124		360	I	
t _{XLXL}		·			12t _{CLCL}				ns
t _{QVXH}	31	Output data setup to clock rising edge	283	1	10t _{CLCL} -133		167	1	ns
t _{XHQX}	31	Output data hold after clock rising edge	3	1	2t _{CLCL} -80		<u> </u>	-	ns
t _{XHDX}	31	Input data hold after clock rising edge	0		0		0	1	ns
t _{XHDV}	31	Clock rising edge to input data valid		283		10t _{CLCL} -133		167	ns

- Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
- 3. Interfacing the microcontroller to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0
- Variable clock is specified for oscillator frequencies greater than 16MHz to 33MHz. For frequencies equal or less than 16MHz, see 16MHz "AC Electrial Characteristics", page 38.

5. Parts are guaranteed to operate down to 0Hz.

1997 Mar 21 39

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address

C - Clock

D - Input data

H - Logic level high

I - Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN

Q - Output data

R - RD signal

t - Time

V - Valid

W- WR signal

X - No longer a valid logic level

Z - Float

Examples: t_{AVLL} = Time for address valid to ALE low.

 t_{LLPL} =Time for ALE low to \overline{PSEN} low.




Figure 28. External Program Memory Read Cycle




Figure 29. External Data Memory Read Cycle




Figure 30. External Data Memory Write Cycle




Figure 31. Shift Register Mode Timing





Figure 32. External Clock Drive

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+




VLOAD VLOAD-0.1V

NOTE:
For timing purposes, a port is no longer floating when a 100mV change from load voltage occurs, and begins to float when a 100mV change from the loaded VoH/VoL level occurs. IoH/IoL ≥ ±20mA.

Figure 33. AC Testing Input/Output

Figure 34. Float Waveform



8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+




Figure 36. I_{CC} Test Condition, Active Mode All other pins are disconnected




Figure 37. I_{CC} Test Condition, Idle Mode All other pins are disconnected




Figure 38. Clock Signal Waveform for I_{CC} Tests in Active and Idle Modes $t_{CLCH} = t_{CHCL} = 5$ ns




Figure 39. I_{CC} Test Condition, Power Down Mode All other pins are disconnected. V_{CC} = 2V to 5.5V

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

EPROM CHARACTERISTICS

All these devices can be programmed by using a modified Improved Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The family contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as being manufactured by Philips.

Table 9 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 40 and 41. Figure 42 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 40. Note that the device is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 40. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 9 are held at the 'Program Code Data' levels indicated in Table 9. The ALE/PROG is pulsed low 5 times as shown in Figure 41.

To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 25 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bit can still be programmed.

Note that the \overline{EA}/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification

If security bits 2 and 3 have not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 42. The other pins are held at the 'Verify Code Data' levels indicated in Table 9. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the 64 byte encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(031H) = 97H indicates 80C52

BBH indicates 80C54/504

BDH indicates 80C58/508

B1H indicates 83C51FA

B2H indicates 83C51FB

B3H indicates 83C51FC

TDD :- - - - - 07051D4

TBD indicates 87C51RA+

TBD indicates 87C51RB+

TBD indicates 87C51RC+
TBD indicates 87C51RD+

TBD indicates 87C51

(060H) = FAH indicates 83C51FA

FBH indicates 83C51FB

FCH indicates 83C51FC

C0H indicates 87C51RA+

C1H indicates 87C51RB+

C2H indicates 87C51RC+

C3H indicates 87C51RD+

92H indicates 87C51

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 9, and which satisfies the timing specifications, is suitable.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345–5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-s/cm². Exposing the EPROM to an ultraviolet lamp of $12,000\mu \text{M/cm}^2$ rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

Security Bits

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 10) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory, EA is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled. When all three security bits are programmed, all of the conditions above apply and all external program memory execution is disabled.

Encryption Array

64 bytes of encryption array are initially unprogrammed (all 1s).

[™]Trademark phrase of Intel Corporation.

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

Table 9. EPROM Programming Modes

MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6	P3.3
Read signature	1	0	1	1	0	0	0	0	0
Program code data	1	0	0*	V _{PP}	1	0	1	1	1
Verify code data	1	0	1	1	0	0	1	1	0
Pgm encryption table	1	0	0*	V_{PP}	1	0	1	0	1
Pgm security bit 1	1	0	0*	V _{PP}	1	1	1	1	1
Pgm security bit 2	1	0	0*	V_{PP}	1	1	0	0	1
Pgm security bit 3	1	0	0*	V _{PP}	0	1	0	1	1

NOTES:

- 1. '0' = Valid low for that pin, '1' = valid high for that pin.
- 2. $V_{PP} = 12.75V \pm 0.25V$.
- 3. $V_{CC} = 5V\pm10\%$ during programming and verification.

Table 10. Program Security Bits for EPROM Devices

PRO	PROGRAM LOCK BITS ^{1, 2}		31, 2	
	SB1	SB2	SB3	PROTECTION DESCRIPTION
1	U	U	U	No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	Р	C	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, \overline{EA} is sampled and latched on Reset, and further programming of the EPROM is disabled.
3	Р	Р	U	Same as 2, also verify is disabled.
4	Р	Р	Р	Same as 3, external execution is disabled. Internal data RAM is not accessible.

NOTES:

- P programmed. U unprogrammed.
- 2. Any other combination of the security bits is not defined.

1997 Mar 21

^{*} ALE/PROG receives 5 programming pulses (only for user array; 25 pulses for encryption or security bits) while V_{PP} is held at 12.75V. Each programming pulse is low for 100μs (±10μs) and high for a minimum of 10μs.




Figure 40. Programming Configuration




Figure 41. PROG Waveform




Figure 42. Program Verification

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+


EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 $T_{amb} = 21$ °C to +27 °C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$ (See Figure 43)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V_{PP}	Programming supply voltage	12.5	13.0	V
lpp	Programming supply current		50 ¹	mA
1/t _{CLCL}	Oscillator frequency	4	6	MHz
t _{AVGL}	Address setup to PROG low	48t _{CLCL}		
t _{GHAX}	Address hold after PROG	48t _{CLCL}		
t _{DVGL}	Data setup to PROG low	48t _{CLCL}		
t _{GHDX}	Data hold after PROG	48t _{CLCL}		
t _{EHSH}	P2.7 (ENABLE) high to V _{PP}	48t _{CLCL}		
t _{SHGL}	V _{PP} setup to PROG low	10		μs
t _{GHSL}	V _{PP} hold after PROG	10		μs
t _{GLGH}	PROG width	90	110	μs
t _{AVQV}	Address to data valid		48t _{CLCL}	
t _{ELQZ}	ENABLE low to data valid		48t _{CLCL}	
t _{EHQZ}	Data float after ENABLE	0	48t _{CLCL}	
t _{GHGL}	PROG high to PROG low	10		μs

NOTE:

1. Not tested.



NOTES:

- FOR PROGRAMMING VERIFICATION SEE FIGURE 40. FOR VERIFICATION CONDITIONS SEE FIGURE 42.
- ** SEE TABLE 9.

Figure 43. EPROM Programming and Verification

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

MASK ROM DEVICES

Security Bits

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 11) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the

internal memory, \overline{EA} is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled.

Encryption Array

64 bytes of encryption array are initially unprogrammed (all 1s).

Table 11. Program Security Bits

PROGRAM LOCK BITS ^{1, 2}		BITS ^{1, 2}	
	SB1	SB2	PROTECTION DESCRIPTION
1	U	U	No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	Р	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on Reset, and further programming of the EPROM is disabled.

NOTES:

- 1. P programmed. U unprogrammed.
- 2. Any other combination of the security bits is not defined.

ROM CODE SUBMISSION FOR 8K ROM DEVICES (80C52, 83C51FA, AND 83C51RA+)

When submitting ROM code for the 8k ROM devices, the following must be specified:

- 1. 8k byte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 1FFFH	DATA	7:0	User ROM Data
2000H to 201FH	KEY	7:0	ROM Encryption Key FFH = no encryption
2020H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security
2020H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

- 1. External MOVC is disabled, and
- 2. EA is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

NOTE: Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1:	☐ Enabled	☐ Disabled
Security Bit #2:	☐ Enabled	☐ Disabled
Encryption:	□ No	☐ Yes If Yes, must send key file

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

ROM CODE SUBMISSION FOR 16K ROM DEVICES (80C54, 83C51FB AND 83C51RB+)

When submitting ROM code for the 16K ROM devices, the following must be specified:

- 1. 16k byte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 3FFFH	DATA	7:0	User ROM Data
4000H to 401FH	KEY	7:0	ROM Encryption Key FFH = no encryption
4020H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security
4020H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

- 1. External MOVC is disabled, and
- 2. EA is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

NOTE: Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1:	☐ Enabled	☐ Disable	ed
Security Bit #2:	☐ Enabled	☐ Disable	ed
Encryption:	□ No	□ Yes	If Yes, must send key file.

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

ROM CODE SUBMISSION FOR 32K ROM DEVICES (80C58, 83C51FC, AND 83C51RC+)

When submitting ROM code for the 32K ROM devices, the following must be specified:

- 1. 32k byte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 7FFFH	DATA	7:0	User ROM Data
8000H to 801FH	KEY	7:0	ROM Encryption Key FFH = no encryption
8020H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security
8020H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security
2020H	SEC	2	ROM Security Bit 3 0 = enable security 1 = disable security

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

- 1. External MOVC is disabled, and
- 2. EA is latched on Reset.

Encryptisquare

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

Security Bit 3: When programmed, external execution is disabled, and internal data RAM is not accessible.

NOTE: Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1:

Enabled

Disabled

Disabled

If Yes, must send key file.

☐ Yes

8-bit CMOS (low voltage, low power and high speed) microcontroller families

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

ROM CODE SUBMISSION FOR 64K ROM DEVICE (83C51RD+)

When submitting ROM code for the 64K ROM devices, the following must be specified:

- 1. 64k byte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 9FFFH	DATA	7:0	User ROM Data
10000H to 1001FH	KEY	7:0	ROM Encryption Key FFH = no encryption
108020H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security
10020H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security
10020H	SEC	2	ROM Security Bit 3 0 = enable security 1 = disable security

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

- 1. External MOVC is disabled, and
- 2. EA is latched on Reset.

Encryption:

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

Security Bit 3: When programmed, external execution is disabled, and internal data RAM is not accessible.

NOTE: Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.

For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1:

Enabled

Disabled

Security Bit #2:

Enabled

Disabled


If Yes, must send key file.

☐ Yes

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

DIP40: plastic dual in-line package; 40 leads (600 mil)

SOT129-1




DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	M _H	w	Z ⁽¹⁾ max.
mm	4.7	0.51	4.0	1.70 1.14	0.53 0.38	0.36 0.23	52.50 51.50	14.1 13.7	2.54	15.24	3.60 3.05	15.80 15.24	17.42 15.90	0.254	2.25
inches	0.19	0.020	0.16	0.067 0.045	0.021 0.015	0.0 1 4 0.009	2.067 2.028	0.56 0.54	0.10	0.60	0.14 0.12	0.62 0.60	0.69 0.63	0.01	0.089

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT129-1	051G08	MO-015AJ			92-11-17 95-01-14	



8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

PLCC44: plastic leaded chip carrier; 44 leads

SOT187-2



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	Α	A ₁ min.	A ₃	A ₄ max.	Ьp	b ₁	D ⁽¹⁾	E ⁽¹⁾	е	e _D	eE	H _D	HE	k	k ₁ max.	Lp	v	w	у	Z _D ⁽¹⁾ max.	Z _E ⁽¹⁾ max.	β
m m	4.57 4.19	0.51	0.25	3.05	0.53 0.33	0.81 0.66	16.66 16.51	16.66 16.51	1.27	16.00 14.99					0.51	1.44 1.02	0.18	0.18	0.10	2.16	2.16	45°
inches	0.180 0.165	0.020	0.01	0.12	0.021 0.013		0.656 0.650	0.656 0.650	0.05	0.630 0.590	0.630 0.590	0.695 0.685	0.695 0.685	0.048 0.042	0.020	0.057 0.040	0.007	0.007	0.004	0.085	0.085	

Note


1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

OUTLINE		REFEF	EUROPEAN	ICCUE DATE			
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE		
SOT187-2	112E10	MO-047AC			92-11-17 95-02-25		

8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

QFP44: plastic quad flat package; 44 leads (lead length 1.3 mm); body 10 x 10 x 1.75 mm

SOT307-2



UNIT	A max.	Α1	A ₂	A ₃	рb	O	D ⁽¹⁾	E ⁽¹⁾	е	H _D	HE	L	Lp	ø	v	8	у	Z _D ⁽¹⁾	Z _E ⁽¹⁾	θ
mm	2.10	0.25 0.05	1.85 1.65	0.25	0.40 0.20	0.25 0.14	10.1 9.9	10.1 9.9	8.0	12.9 12.3	12.9 12.3	1.3	0.95 0.55	0.85 0.75	0.15	0.15	0.1	1.2 0.8	1.2 0.8	10° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT307-2						92-11-17 95-02-04	