$512 \text{ k SRAM } (64\text{-kword} \times 8\text{-bit})$

HITACHI

ADE-203-255C (Z) Rev. 3.0 Nov. 1997

Description

The Hitachi HM62864 is a CMOS static RAM organized 64-kword \times 8-bit. It realizes higher density, higher performance and low power consumption by employing 0.8 μ m Hi-CMOS process technology. It offers low power standby power dissipation; therefore, it is suitable for battery backup systems. The device, packaged in a 525-mil SOP (460-mil body SOP) and a 8 \times 20 mm TSOP with thickness of 1.2 mm, is available for high density mounting. TSOP package is suitable for cards.


Features

- · High speed
 - Fast access time: 55/70/85 ns (max)
- Low power
 - Active: 50 mW (typ) (f = 1 MHz)
 - Standby: 2 μW (typ)
- Single 5 V supply
- Completely static memory
 - No clock or timing strobe required
- Equal access and cycle times
- Common data input and output
 - Three state output
- Directly TTL compatible
 - All inputs and outputs
- Capability of battery backup operation
 - 2 chip selection for battery backup

Ordering Information

Type No.	Access Time	Package
HM62864LFP-7	70 ns	525-mil 32-pin plastic SOP (FP-32D)
HM62864LFP-8	85 ns	
HM62864LFP-5SL	55 ns	
HM62864LFP-7SL	70 ns	
HM62864LFP-8SL	85 ns	
HM62864LT-7	70 ns	8 mm × 20 mm 32-pin TSOP (normal type) (TFP-32D)
HM62864LT-8	85 ns	
HM62864LT-5SL	55 ns	
HM62864LT-7SL	70 ns	
HM62864LT-8SL	85 ns	


Pin Arrangement



Pin Description

Pin Name	Function
A0 to A15	Address
I/O0 to I/O7	Input/output
CS1	Chip select 1
CS2	Chip select 2
WE	Write enable
ŌĒ	Output enable
NC	No connection
V _{cc}	Power supply
V _{ss}	Ground

Block Diagram



Function Table

CS1	CS2	ΘE	WE	Mode	V _{cc} Current	I/O Pin	Ref. Cycle
Н	Х	Х	Х	Not selected	I _{SB} , I _{SB1}	High-Z	_
X	L	Χ	Х	Not selected	I _{SB} , I _{SB1}	High-Z	_
L	Н	Н	Н	Output disable	I _{cc}	High-Z	_
L	Н	L	Н	Read	I _{cc}	Dout	Read cycle (1) to (3)
L	Н	Н	L	Write	I _{cc}	Din	Write cycle (1)
L	Н	L	L	Write	I _{cc}	Din	Write cycle (2)

Note: X: High or Low

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage ⁻¹	V _{cc}	-0.5 to +7.0	V
Terminal voltage *1	V _T	-0.5^{2} to $V_{cc} + 0.3^{3}$	V
Power dissipation	P _T	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +85	°C

Notes: 1. Relative to V_{ss}

2. V_T min: -3.0 V for pulse half-width \leq 50 ns

3. Maximum voltage is 7.0V

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{cc}	4.5	5.0	5.5	V
	V _{SS}	0	0	0	V
Input high (logic 1) voltage	V _{IH}	2.2	_	V _{cc} + 0.3	V
Input low (logic 0) voltage	V _{IL}	−0.3 ^{*1}	_	0.8	V

Note: 1. V_{\parallel} min: -3.0 V for pulse half-width \leq 50 ns

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ±10%, V_{SS} = 0 V)

Parameter		Symbol	Min	Typ ^{∵¹}	Max	Unit	Test conditions
Input leakage curre	ent	I _{LI}	_	_	1	μΑ	$V_{SS} \le Vin \le V_{CC}$
Output leakage cur	rent	I _{LO}	_	_	1	μА	$\overline{CS1} = V_{IH} \text{ or } CS2 = V_{IL} \text{ or } \overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}, V_{SS} \le V_{I/O} \le V_{CC}$
Operating power su	upply current	I _{cc}	_	10	15	mA	$\overline{\text{CS1}} = \text{V}_{\text{IL}}, \text{CS2} = \text{V}_{\text{IH}},$ Others = $\text{V}_{\text{IH}}/\text{V}_{\text{IL}}, \text{I}_{\text{I/O}} = 0 \text{ mA}$
Average operating power supply	HM62864-5	I _{cc1}	_	55	70	mA	$\frac{\text{Min cycle, duty} = 100\%,}{\text{CS1}} = V_{\text{IL}}, \text{CS2} = V_{\text{IH}},$
current	HM62864-7	I _{CC1}	_	55	70		Others = V_{IH}/V_{IL} , $I_{I/O} = 0$ mA
	HM62864-8	I _{CC1}	_	45	60	_	
		I _{CC2}	_	10	15	mA	$\begin{split} & \text{Cycle time} = 1 \mu\text{s}, \text{duty} = 100\%, \\ & I_{\text{I/O}} = 0 \text{mA}, \overline{\text{CS1}} \leq \text{V}_{\text{IL}}, \text{CS2} \geq \text{V}_{\text{IH}}, \\ & \text{Others} = \text{V}_{\text{IH}}/\text{V}_{\text{IL}}, \text{ V}_{\text{IH}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V}, \\ & 0 \text{V} \leq \text{V}_{\text{IL}} \leq 0.2 \text{ V} \end{split}$
Standby power sup	ply current	I _{SB}	_	0.7	3	mA	(1) or (2) (1) $\overline{CS1} = V_{IH}$, $CS2 = V_{IH}$ (2) $CS2 = V_{IL}$
		I _{SB1}	_	0.4	100	μΑ	0 V \leq Vin \leq V _{CC} (1) or (2) (1) $\overline{\text{CS1}} \geq$ V _{CC} $-$ 0.2 V,
		I _{SB1}	_	0.4	50 ^{*2}	_	$CS2 \ge V_{CC} - 0.2V$ (2) $0 \ V \le CS2 \le 0.2 \ V$
Output low voltage		V _{oL}	_	_	0.4	٧	I _{oL} = 2.1 mA
Output high voltage		V _{oH}	2.4	_	_	V	I _{OH} = -1.0 mA

Notes: 1. Typical values are at $V_{CC} = 5.0 \text{ V}$, $Ta = +25^{\circ}\text{C}$ and not guaranteed.

2. This characteristics is guaranteed only for SL version.

Capacitance (Ta = 25°C, f = 1.0 MHz)^{*1}

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input capacitance	Cin	_	_	5	pF	Vin = 0 V
Input/output capacitance	C _{I/O}		_	8	pF	V _{I/O} = 0 V

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, $V_{\rm CC}$ = 5 V \pm 10%, unless otherwise noted.)

Test Conditions

• Input pulse levels: 0.8 V to 2.4 V

• Input rise and fall time: 5 ns

• Input and output timing reference levels: 1.5 V

• Output load: HM62864-5: 1 TTL + 30 pF (Including scope & jig)

HM62864-7/8: 1 TTL + 100 pF (Including scope & jig)


Read Cycle

			HM62	864-5	HM62	864-7	HM62	864-8		
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read cycle time		t _{RC}	55	_	70	_	85	_	ns	
Address access time		t _{AA}		55	_	70	_	85	ns	
Chip select access time	CS1	t _{co1}	_	55	_	70	_	85	ns	
	CS2	t _{co2}	_	55	_	70	_	85	ns	
Output enable to output valid		t _{oe}	_	30	_	40	_	45	ns	
Chip selection to output in	CS1	t _{LZ1}	5	_	10	_	10	_	ns	2
low-Z	CS2	t _{LZ2}	5	_	10	_	10	_	ns	2
Output enable to output in low-Z		t _{oLZ}	5	_	5	_	5	_	ns	2
Chip deselection in output in	CS1	t _{HZ1}	0	20	0	25	0	30	ns	1, 2
high-Z	CS2	t _{HZ2}	0	20	0	25	0	30	ns	1, 2
Output disable to output in high-Z		t _{oHZ}	0	20	0	25	0	30	ns	1, 2
Output hold from address change		t _{oн}	5	_	10	_	10	_	ns	


Notes: 1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.

2. This parameter is sampled and not 100% tested.


Read Timing Waveform (1) $(\overline{WE} = V_{IH})$



Read Timing Waveform (2) $(\overline{WE} = V_{IH})$



Read Timing Waveform (3) $(\overline{WE}$ = $V_{IH})$




Write Cycle

		HM62	864-5	HM62	864-7	HM62	864-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write cycle time	t _{wc}	55	_	70	_	85	_	ns	
Chip selection to end of write	t _{cw}	50	_	60	_	75	_	ns	4
Address setup time	t _{AS}	0	_	0	_	0	_	ns	5
Address valid to end of write	t _{aw}	50	_	60	_	75	_	ns	
Write pulse width	t _{wP}	40	_	50	_	55	_	ns	3, 8
Write recovery time	t _{wa}	0	_	0	_	0	_	ns	6
Write to output in high-Z	t _{whz}	0	20	0	25	0	30	ns	1, 2, 7
Data to write time overlap	t _{DW}	30	_	30	_	35	_	ns	
Data hold from write time	t _{DH}	0	_	0	_	0	_	ns	
Output active from end of write	t _{ow}	5	_	5	_	5	_	ns	2
Output disable to output in high-Z	t _{oHZ}	0	20	0	25	0	30	ns	1, 2, 7


Notes: 1. t_{wHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.

- 2. This parameter is sampled and not 100% tested.
- 3. A write occurs during the overlap of a low $\overline{CS1}$, a high CS2 and a low \overline{WE} . A write begins at the latest transition among $\overline{CS1}$ going low, CS2 going high, and \overline{WE} going low. A write ends at the earliest transition among $\overline{CS1}$ going high, CS2 going low, and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
- 4. t_{cw} is measured from the later of $\overline{CS1}$ going low or CS2 going high to the end of write.
- 5. t_{AS} is measured from the address valid to the beginning of write.
- 6. t_{WR} is measured from the earliest of $\overline{CS1}$ or \overline{WE} going high or CS2 going low to the end of write cycle.
- 7. During this period, I/O pin are in the output state; therefore, the input signals of the opposite phase to the outputs must not be applied.
- 8. In the write cycle with \overline{OE} low fixed, t_{WP} must satisfy the following equation to avoid a problem of data bus contention, $t_{WP} \ge t_{WHZ}$ max + t_{DW} min.

Write Timing Waveform (1) (OE Clock)



Write Timing Waveform (2) (OE Low Fixed)



Notes:

- 1. If $\overline{\text{CS1}}$ gose low or CS2 goes high simultaneously with $\overline{\text{WE}}$ going low or after $\overline{\text{WE}}$ going low, the outputs remain in the high impedance state.
- 2. Dout is the same phase of the latest written data in this write cycle.
- 3. Dout is the read data of next address.
- 4. If $\overline{\text{CS1}}$ is low and CS2 is high during this period, I/O pins are in the output state. Therefore, the input signals of opposite phase to the outputs must not be applied to them.

Low V_{CC} **Data Retention Characteristics** ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)


This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Typ ^{⁺¹}	Max	Unit	Test conditions ^{'5}
V _{cc} for data retention	$V_{ extsf{DR}}$	2.0	_	5.5	V	$\begin{array}{l} 0 \ V \leq Vin \leq V_{\text{CC}}, \ (1) \ or \ (2) \\ (1) \ \overline{CS1} \geq V_{\text{CC}} - 0.2 \ V, \\ CS2 \geq V_{\text{CC}} - 0.2 \ V \\ (2) \ 0 \ V \leq CS2 \leq 0.2 \ V \end{array}$
Data retention current	I _{CCDR}		0.1	30 ^{*2}	μА	$\begin{array}{c} V_{\text{CC}} = 3.0 \text{ V}, \text{ 0 V} \leq \text{Vin} \leq V_{\text{CC}}, \text{ (1) or (2)} \\ \text{(1) } \overline{\text{CS1}} \geq V_{\text{CC}} - 0.2 \text{ V}, \text{ CS2} \geq V_{\text{CC}} - 0.2 \text{V} \\ \text{(2) } \text{ 0 V} \leq \text{CS2} \leq 0.2 \text{ V} \end{array}$
	I _{CCDR}	_	0.1	10 ^{*3}	μΑ	_
Chip deselect to data retention time	t _{cdr}	0	_	_	ns	See retention waveform
Operation recovery time	t _R	t _{RC} *4	_	_	ns	


Notes: 1. Typical values are at $V_{cc} = 3.0 \text{ V}$, $Ta = 25^{\circ}\text{C}$ and not guaranteed.

- 2. $10 \mu A \text{ max at Ta} = 0 \text{ to } 40^{\circ} C.$
- 3. This characteristics guaranteed for only L-SL version. 3 μ A max at Ta = 0 to 40°C.
- 4. t_{RC} = Read cycle time.
- 5. CS2 controls address buffer, \overline{WE} buffer, $\overline{CS1}$ buffer, \overline{OE} buffer, and Din buffer. If CS2 controls data retention mode, Vin levels (address, \overline{WE} , \overline{OE} , $\overline{CS1}$, I/O) can be in the high impedance state. If $\overline{CS1}$ controls data retention mode, CS2 must be $CS2 \ge V_{cc} 0.2 \text{ V}$ or $0 \text{ V} \le CS2 \le 0.2 \text{ V}$. The other input levels (address, \overline{WE} , \overline{OE} , I/O) can be in the high impedance state.

Low V_{CC} Data Retention Timing Waveform (1) ($\overline{CS1}$ Controlled)




Low $V_{\rm CC}$ Data Retention Timing Waveform (2) (CS2 Controlled)




Package Dimensions

HM62864LFP Series (FP-32D)



HM62864LT Series (TFP-32D)



When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

HITACHI

Hitachi, Ltd.

Semiconductor & IC Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

For further information write to:

Hitachi Semiconductor (America) Inc. 2000 Sierra Point Parkway Brisbane, CA. 94005-1897 U S A Tel: 800-285-1601 Fax:303-297-0447 Hitachi Europe GmbH Continental Europe Dornacher Straße 3 D-85622 Feldkirchen München Tel: 089-9 91 80-0

Tel: 089-9 91 80-0 Fax: 089-9 29 30-00 Hitachi Europe Ltd.
Electronic Components Div.
Northern Europe Headquarters
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA
United Kingdom
Tel: 01628-585000

Fax: 01628-585160

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd. Unit 706, North Tower, World Finance Centre, Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong

Tel: 27359218 Fax: 27306071

Copyright © Hitachi, Ltd., 1997. All rights reserved. Printed in Japan.

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	May. 12, 1994	Initial issue	M.Higuchi	K.Yoshizaki
1.0	Nov. 15, 1995	Deletion of HM62864L-L Series Addition of HM62864L-5SL Series DC Characteristics $I_{cc} \ (typ): 55/45 \ mA \ to 55/45/45 \ mA \\ I_{cc} \ (max): 70/60 \ mA \ to 70/70/60 \ mA \ AC Characteristics t_{RC} \ (min): 70/85 \ ns \ to 55/70/85 \ ns \ t_{AA} \ (max): 70/85 \ ns \ to 55/70/85 \ ns \ t_{CO1} \ (max): 70/85 \ ns \ to 55/70/85 \ ns \ t_{CO2} \ (max): 70/85 \ ns \ to 55/70/85 \ ns \ t_{CO2} \ (max): 70/85 \ ns \ to 55/70/85 \ ns \ t_{CO2} \ (max): 40/45 \ ns \ to 55/70/85 \ ns \ t_{LZ1} \ (min): 10/10 \ ns \ to 5/10/10 \ ns \ t_{LZ2} \ (min): 10/10 \ ns \ to 5/10/10 \ ns \ t_{LZ2} \ (min): 5/5 \ ns \ to 5/5/5 \ ns \ t_{HZ1} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{HZ2} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{HZ2} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{OHZ} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{OHZ} \ (min): 0/0 \ ns \ to 55/70/85 \ ns \ t_{CW} \ (min): 70/85 \ ns \ to 55/70/85 \ ns \ t_{CW} \ (min): 60/75 \ ns \ to 50/60/75 \ ns \ t_{AS} \ (min): 60/75 \ ns \ to 50/60/75 \ ns \ t_{WR} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{WHZ} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{WHZ} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{WHZ} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{WHZ} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{WHZ} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{WHZ} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{WHZ} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{WHZ} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{WHZ} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{DW} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{DW} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{DW} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{DW} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{DW} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{DW} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{DW} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{DW} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{DW} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{DW} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{DW} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{DW} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{DW} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{DW} \ (min): 0/0 \ ns \ to 0/0/0 \ ns \ t_{DW} $	Y.Saitou	K.Yoshizaki
2.0	Jul. 4, 1995	Low power Standby: 3 μW (typ) to 2 μW (typ) Absolute Maximum Ratings Change of note 2 Recommended DC Operating Conditions Change of note 1 DC Characteristics I _{SB} (typ): 0.5 mA to 0.7 mA I _{SB2} (typ): 0.6 μA to 0.4 μA	M. Higuchi	K. Yoshizaki

Revision Record (cont)

Rev.	Date	Contents of Modification	Drawn by	Approved by
2.0	Jul. 4, 1995	Capacitance Cin (max): 8 pF to 5 pF C _{1/O} (max): 10 pF to 8 pF Low V _{CC} Data Retention Characteristics I _{CCDR} (typ): 0.5 μA to 0.1 μA Change of note 4 _Addition of Read Timing Waveform 2,3	M. Higuchi	K. Yoshizaki
3.0	Nov. 1997	Change of Subtitle		