


Description

The GMM7362000BS/SG is a 2M x 36 bits Dynamic RAM MODULE which is assembled 16 pieces of 1M x 4bit DRAMs in 20/26 pin SOJ package, and 8 pieces of 1M x 1 bit DRAMs on the printed circuit board with decoupling capacitors. The GMM7362000BS/SG is optimized for application to the systems which are required high density and large capacity such as main memory of the computers and an image memory systems, and to the others which are requested compact size. The GMM7362000BS/SG provides common data inputs and outputs and separate I/O on parity bit for parity check. Decoupling capacitors are mounted beneath each SOJ.

- GMM7362000BS/SG (Both Side)



Features

- 72 pins Single In-Line Package
 - GMM7362000BS : Solder plating
 - GMM7362000BSG : Gold Plating
- Fast Page Mode Capability
- Single Power Supply
- Fast Access Time & Cycle Time

(Unit: ns)


| | t _{TRAC} | t _{CAC} | t _{RC} | t _{PC} |
|--------------------|-------------------|------------------|-----------------|-----------------|
| GMM7362000BS/SG-60 | 60 | 20 | 120 | 45 |
| GMM7362000BS/SG-70 | 70 | 20 | 130 | 50 |
| GMM7362000BS/SG-80 | 80 | 25 | 160 | 55 |

- Low Power
 - Active : 6,952/6,292/6,632mW(MAX)
 - Standby : 138mW (CMOS level : MAX)
- RAS Only Refresh, CAS before RAS Refresh, Hidden Refresh Capability
- All inputs and outputs TTL Compatible
- 1024 Refresh Cycles/16ms

Pin Configuration (Top View)

| Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol |
|-----|------------------|-----|------------------|-----|------------------|-----|------------------|
| 1 | V _{SS} | 19 | NC | 37 | DQ ₁₇ | 55 | DQ ₁₂ |
| 2 | DQ ₀ | 20 | DQ ₄ | 38 | DQ ₃₅ | 56 | DQ ₃₀ |
| 3 | DQ ₁₈ | 21 | DQ ₂₂ | 39 | V _{SS} | 57 | DQ ₁₃ |
| 4 | DQ ₁ | 22 | DQ ₅ | 40 | CAS ₀ | 58 | DQ ₃₁ |
| 5 | DQ ₁₉ | 23 | DQ ₂₃ | 41 | CAS ₂ | 59 | V _{CC} |
| 6 | DQ ₂ | 24 | DQ ₆ | 42 | CAS ₃ | 60 | DQ ₃₂ |
| 7 | DQ ₂₀ | 25 | DQ ₂₄ | 43 | CAS ₁ | 61 | DQ ₁₄ |
| 8 | DQ ₃ | 26 | DQ ₇ | 44 | RAS ₀ | 62 | DQ ₃₃ |
| 9 | DQ ₂₁ | 27 | DQ ₂₅ | 45 | RAS ₁ | 63 | DQ ₁₅ |
| 10 | V _{CC} | 28 | A ₇ | 46 | NC | 64 | DQ ₃₄ |
| 11 | NC | 29 | NC | 47 | WE | 65 | DQ ₁₆ |
| 12 | A ₀ | 30 | V _{CC} | 48 | NC | 66 | NC |
| 13 | A ₁ | 31 | A ₈ | 49 | DQ ₉ | 67 | PD ₁ |
| 14 | A ₂ | 32 | A ₉ | 50 | DQ ₂₇ | 68 | PD ₂ |
| 15 | A ₃ | 33 | RAS ₃ | 51 | DQ ₁₀ | 69 | PD ₃ |
| 16 | A ₄ | 34 | RAS ₂ | 52 | DQ ₂₈ | 70 | PD ₄ |
| 17 | A ₅ | 35 | DQ ₂₆ | 53 | DQ ₁₁ | 71 | NC |
| 18 | A ₆ | 36 | DQ ₈ | 54 | DQ ₂₉ | 72 | V _{SS} |

Block Diagram



Pin Description

| Pin | Function | Pin | Function |
|-------------------------------|-----------------------|-----------------|-----------------|
| A0-A9 | Address Inputs | PD1-PD4 | Presence Detect |
| DQ0-DQ35 | Data Input/Output | V _{cc} | Power (+5V) |
| $\overline{\text{RAS0-RAS3}}$ | Row Address Strobe | V _{ss} | Ground |
| $\overline{\text{CAS0-CAS3}}$ | Column Address Strobe | NC | No Connection |
| $\overline{\text{WE}}$ | Read/Write Enable | | |

Presence Detect Pins (Optional)

| Pin | 60ns | 70ns | 80ns |
|-----|------|-----------------|-----------------|
| PD1 | NC | NC | NC |
| PD2 | NC | NC | NC |
| PD3 | NC | V _{ss} | NC |
| PD4 | NC | NC | V _{ss} |

Absolute Maximum Ratings*

| Symbol | Parameter | Rating | Unit |
|---------------------------------|--|------------|------|
| T _A | Ambient Temperature under Bias | 0 ~ 70 | °C |
| T _{STG} | Storage Temperature (Plastic) | -55 ~ 125 | °C |
| V _{IN/V_{OUT}} | Voltage on any Pin Relative to V _{ss} | -1.0 ~ 7.0 | V |
| V _{cc} | Power Supply Voltage | -1.0 ~ 7.0 | V |
| I _{OUT} | Short Circuit Output Current | 50 | mA |
| P _D | Power Dissipation | 24 | W |

*Note: Stress greater than above "Absolute Maximum Ratings" may cause permanent damage to the device.

Recommended DC Operating Conditions (T_A = 0 ~ 70°C)

| Symbol | Parameter | Min | Typ | Max | Unit | Note |
|-----------------|--------------------|------|-----|-----|------|------|
| V _{cc} | Supply Voltage | 4.5 | 5.0 | 5.5 | V | 1 |
| V _{HI} | Input High Voltage | 2.4 | - | 6.5 | V | 1 |
| V _{LI} | Input Low Voltage | -1.0 | - | 0.8 | V | 1 |

*Note: 1. All voltages referenced to V_{ss}.

DC Electrical Characteristics ($V_{CC} = 5V \pm 10\%$, $T_A = 0 \sim 70^\circ C$)

| Symbol | Parameter | Min | Max | Unit | Note | |
|-----------|---|-------|----------|---------|------|------|
| V_{OH} | Output Level Output "H" Level Voltage ($I_{OUT} = -5mA$) | 2.4 | V_{CC} | V | | |
| V_{OL} | Output Level Output "L" Level Voltage ($I_{OUT} = 4.2mA$) | 0 | 0.4 | V | | |
| I_{CC1} | Operating Current Average Power Supply Operating Current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC\ min}$) | 60 ns | - | 1264 | mA | 1, 2 |
| | | 70 ns | - | 1144 | | |
| | | 80 ns | - | 1024 | | |
| I_{CC2} | Standby Current (TTL) Power Supply Standby Current (\overline{RAS} , $\overline{CAS} = V_{IH}$) | - | 48 | mA | | |
| I_{CC3} | \overline{RAS} Only Refresh Current Average Power Supply Current \overline{RAS} Only Mode (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$, $t_{RC} = t_{RC\ min}$) | 60 ns | - | 1264 | mA | 2 |
| | | 70 ns | - | 1144 | | |
| | | 80 ns | - | 984 | | |
| I_{CC4} | Fast Page Mode Current Average Power Supply Current Fast Page Mode ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{RC} = t_{RC\ min}$) | 60 ns | - | 1124 | mA | 1, 3 |
| | | 70 ns | - | 1104 | | |
| | | 80 ns | - | 944 | | |
| I_{CC5} | Standby Current (CMOS) Power Supply Standby Current (\overline{RAS} , $\overline{CAS} \geq V_{CC} - 0.2V$) | - | 24 | mA | | |
| I_{CC6} | \overline{CAS} before \overline{RAS} Refresh Current ($t_{RC} = t_{RC\ min}$) | 60 ns | - | 1224 | mA | |
| | | 70 ns | - | 1104 | | |
| | | 80 ns | - | 984 | | |
| I_{CC7} | Standby Current $\overline{RAS} = V_{IH}$ $\overline{CAS} = V_{IL}$ $D_{OUT} = \text{Enable}$ | - | 120 | mA | 1 | |
| I_{IL} | Input Leakage Current Any Input ($0V \leq V_{IN} \leq 7V$) All Other Pins Not Under Test = 0V | -240 | 240 | μA | | |
| I_{OL} | Output Leakage Current (D_{OUT} is Disabled, $0V \leq V_{OUT} \leq 7V$) | -20 | 20 | μA | | |

Note: 1. I_{CC} depends on output load condition when the device is selected. $I_{CC}(\max)$ is specified at the output open condition.

2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.

3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.

Capacitance ($V_{CC} = 5V \pm 10\%$, $T_A = 25^\circ C$, $f=1MHz$)

| Symbol | Parameter | Min | Max | Unit | Note |
|------------------|---|-----|-----|------|------|
| C _{I1} | Input Capacitance (A0-A9) | - | 140 | pF | 1 |
| C _{I2} | Input Capacitance (\overline{WE}) | - | 188 | pF | 1, 2 |
| C _{I3} | Input Capacitance ($\overline{RAS0}$ - $\overline{RAS3}$) | - | 42 | pF | 1, 2 |
| C _{I4} | Input Capacitance ($\overline{CAS0}$ - $\overline{CAS3}$) | - | 42 | pF | 1, 2 |
| C _{I/O} | I/O Capacitance (DQ0-DQ35) | - | 30 | pF | 1, 2 |

Note: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. CAS = V_{IH} to disable Dout.

AC Electrical Characteristics ($V_{CC} = 5V \pm 10\%$, $T_A = 0 \sim 70^\circ C$, Notes 1, 15)

The GMM7362000BS/SG writes data only in early write cycle ($twcs \geq twcs(min)$).
 Delayed write cycle is not available because of I/O common.

Read, Write and Refresh Cycles (Common Parameters)

| Symbol | Parameter | GMM7362000 BS/SG-60 | | GMM7362000 BS/SG-70 | | GMM7362000 BS/SG-80 | | Unit | Note |
|------------------|---|------------------------|--------|------------------------|--------|------------------------|--------|------|------|
| | | Min | Max | Min | Max | Min | Max | | |
| t _{RC} | Random Read or Write Cycle Time | 120 | - | 130 | - | 160 | - | ns | |
| t _{RP} | \overline{RAS} Precharge Time | 50 | - | 50 | - | 70 | - | ns | |
| t _{CP} | \overline{CAS} Precharge Time | 10 | - | 10 | - | 10 | - | ns | |
| t _{RAS} | \overline{RAS} Pulse Width | 60 | 10,000 | 70 | 10,000 | 80 | 10,000 | ns | |
| t _{CAS} | \overline{CAS} Pulse Width | 20 | 10,000 | 20 | 10,000 | 25 | 10,000 | ns | |
| t _{ASR} | Row Address Setup Time | 0 | - | 0 | - | 0 | - | ns | |
| t _{RAH} | Row Address Hold Time | 10 | - | 10 | - | 12 | - | ns | |
| t _{ASC} | Column Address Setup Time | 0 | - | 0 | - | 0 | - | ns | |
| t _{CAH} | Column Address Hold Time | 15 | - | 15 | - | 20 | - | ns | |
| t _{RCD} | \overline{RAS} to \overline{CAS} Delay Time | 20 | 40 | 20 | 50 | 22 | 55 | ns | 9 |
| t _{RAD} | \overline{RAS} to Column Address Delay Time | 15 | 30 | 15 | 35 | 17 | 40 | ns | 10 |
| t _{RSH} | \overline{RAS} Hold Time | 20 | - | 20 | - | 25 | - | ns | |
| t _{CSH} | \overline{CAS} Hold Time | 60 | - | 70 | - | 80 | - | ns | |
| t _{CRP} | \overline{CAS} to \overline{RAS} Precharge Time | 10 | - | 10 | - | 10 | - | ns | |
| t _T | Transition Time (Rise and Fall) | 3 | 50 | 3 | 50 | 3 | 50 | ns | 8 |
| t _{REF} | Refresh Period (1024 Cycles) | - | 16 | - | 16 | - | 16 | ms | |

Read Cycle

| Symbol | Parameter | GMM7362000 BS/SG-60 | | GMM7362000 BS/SG-70 | | GMM7362000 BS/SG-80 | | Unit | Note |
|------------------|---|------------------------|-----|------------------------|-----|------------------------|-----|------|----------|
| | | Min | Max | Min | Max | Min | Max | | |
| t _{RAC} | Access Time from $\overline{\text{RAS}}$ | - | 60 | - | 70 | - | 80 | ns | 2, 3 |
| t _{CAC} | Access Time from $\overline{\text{CAS}}$ | - | 20 | - | 20 | - | 25 | ns | 3, 4 |
| t _{AA} | Access Time from Column Address | - | 30 | - | 35 | - | 40 | ns | 3, 5, 14 |
| t _{RCS} | Read Command Setup Time | 0 | - | 0 | - | 0 | - | ns | |
| t _{RCH} | Read Command Hold Time to $\overline{\text{CAS}}$ | 0 | - | 0 | - | 0 | - | ns | 6 |
| t _{RRH} | Read Command Hold Time to $\overline{\text{RAS}}$ | 10 | - | 10 | - | 10 | - | ns | 6 |
| t _{RAL} | Column Address to $\overline{\text{RAS}}$ Lead Time | 30 | - | 35 | - | 40 | - | ns | |
| t _{OFF} | Output Buffer Turn-off Time | 0 | 20 | 0 | 20 | 0 | 20 | ns | 7 |

Write Cycle

| Symbol | Parameter | GMM7362000 BS/SG-60 | | GMM7362000 BS/SG-70 | | GMM7362000 BS/SG-80 | | Unit | Note |
|------------------|--|------------------------|-----|------------------------|-----|------------------------|-----|------|------|
| | | Min | Max | Min | Max | Min | Max | | |
| t _{WCS} | Write Command Setup Time | 0 | - | 0 | - | 0 | - | ns | 11 |
| t _{WCH} | Write Command Hold Time | 15 | - | 15 | - | 20 | - | ns | |
| t _{WP} | Write Command Pulse Width | 10 | - | 10 | - | 15 | - | ns | |
| t _{RWL} | Write Command to $\overline{\text{RAS}}$ Lead Time | 20 | - | 20 | - | 25 | - | ns | |
| t _{CWL} | Write Command to $\overline{\text{CAS}}$ Lead Time | 20 | - | 20 | - | 25 | - | ns | |
| t _{DS} | Data-in Setup Time | 0 | - | 0 | - | 0 | - | ns | 12 |
| t _{DH} | Data-in Hold Time | 15 | - | 15 | - | 20 | - | ns | 12 |

Refresh Cycle

| Symbol | Parameter | GMM7362000 BS/SG-60 | | GMM7362000 BS/SG-70 | | GMM7362000 BS/SG-80 | | Unit | Note |
|------------------|---|------------------------|-----|------------------------|-----|------------------------|-----|------|------|
| | | Min | Max | Min | Max | Min | Max | | |
| t _{CSR} | $\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle) | 10 | - | 10 | - | 10 | - | ns | |
| t _{CHR} | $\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle) | 15 | - | 15 | - | 20 | - | ns | |
| t _{RPC} | $\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time | 10 | - | 10 | - | 10 | - | ns | |
| t _{CPN} | $\overline{\text{CAS}}$ Precharge Time in Normal Mode | 10 | - | 10 | - | 10 | - | ns | |

Fast Page Mode Cycle

| Symbol | Parameter | GMM7362000 BS/BSG-60 | | GMM7362000 BS/BSG-70 | | GMM7362000 BS/BSG-80 | | Unit | Note |
|-------------------|--|-------------------------|---------|-------------------------|---------|-------------------------|---------|------|------|
| | | Min | Max | Min | Max | Min | Max | | |
| t _{PC} | Fast Page Mode Cycle Time | 45 | - | 50 | - | 55 | - | ns | |
| t _{CP} | Fast Page Mode $\overline{\text{CAS}}$ Precharge Time | 10 | - | 10 | - | 10 | - | ns | |
| t _{RASC} | Fast Page Mode $\overline{\text{RAS}}$ Pulse Width | - | 100,000 | - | 100,000 | - | 100,000 | ns | 13 |
| t _{ACP} | Access Time from $\overline{\text{CAS}}$ Precharge | - | 40 | - | 45 | - | 50 | ns | 14 |
| t _{RHCP} | $\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge | 40 | - | 45 | - | 50 | - | ns | |

Notes:

1. AC measurements assume $t_T = 5 \text{ ns}$.
2. Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
3. Measured with a load circuit equivalent to 2TTL loads and 100pF.
4. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$.
5. Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max})$.
6. Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
7. $t_{\text{OFF}}(\text{max})$ defines the time at which the outputs achieve the open circuit condition and is not referenced to output voltage levels.
8. $V_{\text{IH}}(\text{min})$ and $V_{\text{IL}}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
9. Operation with the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met, $t_{\text{RCD}}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
10. Operation with the $t_{\text{RAD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met, $t_{\text{RAD}}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
11. t_{WCS} is not restrictive operating parameter. It is included in the data sheet as electrical characteristics only. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle.
12. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles.
13. t_{RASC} is defines $\overline{\text{RAS}}$ pulse width in Fast Page Mode cycles.
14. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
15. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing $\overline{\text{RAS}}$ clock such as $\overline{\text{RAS}}$ only refresh). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles are required.

Timing Waveforms





FIGURE 1. READ CYCLE



*  : Don't care

** $t_{wCS} \geq t_{wCS}(\text{min})$

FIGURE 2. EARLY WRITE CYCLE





FIGURE 3. $\overline{\text{RAS}}$ ONLY REFRESH CYCLE



*  : Don't care

** \overline{WE} : V_{IH}

FIGURE 4. \overline{CAS} BEFORE \overline{RAS} REFRESH CYCLE




FIGURE 5. HIDDEN REFRESH CYCLE




FIGURE 6. FAST PAGE MODE READ CYCLE





FIGURE 7. FAST PAGE MODE EARLY WRITE CYCLE



Package Dimension

Unit: mil (mm)
 * (1mil = 1/1000 inches)

FRONT



REAR



Tolerances : $\pm 5(0.127)$ unless otherwise specified.

