


### **Features**


- Organization:  $131,072 \text{ words} \times 32 \text{ or } 36 \text{ bits}$
- NTD<sup>™</sup> architecture for efficient bus operation
- Fast clock speeds to 166 MHz
- Fast clock to data access: 3.5/3.8/4/5 ns
- Fast  $\overline{OE}$  access time: 3.5/3.5/3.8/4 ns
- Fully synchronous register-to-register operation
- Single register 'flow-through' mode
- 4 word burst mode
- Synchronous and Asynchronous output enable control
- Economical 100-pin TQFP package

## Logic block diagram



- ZZ sleep mode for lower power
- Byte write enables
- Single R/W control pin
- Clock enable for operation hold
- Multiple chip enables for easy expansion
- $3.3V \pm 5\%$  core power supply
- $\bullet$  2.5V or 3.3V I/O operation with separate  $V_{DDO}$
- Automatic power down: 10 mW typical standby power
- Pipeline burst architecture available (AS7C3128K32P)

## Pin arrangement



Note: pins 1,30,51,80 are NC for  $\times 32$ 

### Selection guide

	7C3128K36-3.5	7C3128K36-3.8	7C3128K36-4	7C3128K36-5	Units
Minimum cycle time	6	6.7	7.5	10	ns
Maximum clock frequency	166.7	150	133.3	100	MHz
Maximum pipelined clock access time	3.5	3.8	4	5	ns
Maximum operating current	350	325	300	250	mA
Maximum standby current	60	60	60	60	mA
Maximum CMOS standby current (DC)	5	5	5	5	mA

 $\text{NTD}^{^{\text{\tiny{TM}}}}$  is a trademark of Alliance Semiconductor Corporation.

DID 11-20024 A. 5/11/99 ALLIANCE SEMICONDUCTOR 179

Copyright ©1998 Alliance Semiconductor. All rights reserved



### Functional description

The AS7C3128K32Z and AS7C3128K36Z are high performance 4Mbit CMOS Synchronous SRAMs organized as 131,072 words  $\times$  32 or 36 bits which incorporate a two stage register-register pipeline for highest frequency on any given technology.

This variation of the 4Mb sychronous SRAM uses the No Turnaround Delay  $(NTD^{TM})$  architecture, featuring an enhanced write operation that improves bandwidth over pipeline burst devices. In a normal pipeline burst device, the write data, command, and address are all applied to the device on the same clock edge. If a read command follows this write information, the system must wait for two 'dead' cycles for valid data to become available. These dead cycles can significantly reduce overall bandwidth for applications requiring random access or read-modify-write operations.

 $NTD^{TM}$  devices use the memory bus more efficiently by introducing a write 'latency' which matches the two cycle read latency. Write data is applied two cycles after the write command and address, allowing the read pipeline to clear. With  $NTD^{TM}$ , write and read operations can be used in any order without producing dead bus cycles.

The single register flow-through mode of the AS7C3128K32Z (and AS7C3128K36Z) can disable output circuit registers. This allows the device to operate in 2-1-1-1 mode rather than 3-1-1-1 found in two-stage pipeline architecture timing. The single register flow-through mode sacrifices access and cycle times for lower latency. Consult AC timing parameters for more details.

Assert R/W low to perform write cycles. Byte write enable controls write access to specific bytes, or can be tied low for full 32/36 bit writes. Write enable signals, along with the write address, are registered on a rising edge of the clock. Write data is applied to the device two clock cycles later. Unlike some asynchronous SRAMs, output enable  $\overline{OE}$  does not need to be toggled for write operations; it can be tied low for normal operations. Outputs go to a high impedance state when the device is de-selected by any of the three chip enable inputs In pipeline mode, a two cycle deselect latency allows pending read or write operations to be completed.

Use the ADV (burst advance) input to perform burst read and write operations. When ADV is high, external addresses are ignored, and internal address counters increment in the count sequence specified by the  $\overline{LBO}$  control. Any device operations, including burst, can be stalled using the  $\overline{CEN}$  clock enable input. If  $\overline{CEN}$  is high at the rising edge of clock, all operations are effectively stalled.

The AS7C3128K32Z and AS7C3128K36Z operate with a 3.3V  $\pm$  5% power supply for the device core ( $V_{DD}$ ). DQ circuits use a separate power supply ( $V_{DDO}$ ) that operates across 3.3V or 2.5V ranges. They are packaged in a standard 100-pin TQFP.

### Capacitance 1

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	$C_{IN}$	Address and control pins	$V_{in} = 0V$	5	рF
I/O capacitance	$C_{I/O}$	I/O pins	$V_{in} = V_{out} = 0V$	7	pF

### Write enable truth table (per byte)

GWE	BWE	BWn	WRITEn	
L	X	X	T	
X	L	L	T	
Н	Н	X	F	
Н	L	Н	F <sup>†</sup>	

Key: X = Don't Care, L = Low, H = High.

180

ALLIANCE SEMICONDUCTOR

DID 11-20024-A, 5/11/99

<sup>†</sup> Valid read.



Signal des	•		
Signal	1/0	Properties	Description
CLK	I	CLOCK	Clock. All inputs except $\overline{\text{OE}}$ are synchronous to this clock.
A0-A16	I	SYNC	Address. Sampled when all chip enables are active and $\overline{\text{ADSC}}$ or $\overline{\text{ADSP}}$ are asserted.
DQ[a,b,c,d]	I/O	SYNC	Data. Driven as output when the chip is enabled and $\overline{\text{OE}}$ is active.
CEO	I	SYNC	Master chip enable. Sampled on clock edges when $\overline{ADSP}$ or $\overline{ADSC}$ is active. When $\overline{CEO}$ is inactive, $\overline{ADSP}$ is blocked. Refer to the SYNCHRONOUS TRUTH TABLE for more information.
CE1, <del>CE2</del>	Ι	SYNC	Synchronous chip enables. Active HIGH and active Low, respectively. Sampled on clock edges when $\overline{ADSC}$ is active or when $\overline{CE1}$ and $\overline{ADSP}$ are active.
ADSP	Ι	SYNC	Address strobe processor. Asserted LOW to load a new bus address or to enter standby mode.
ADSC	I	SYNC	Address strobe controller. Asserted LOW to load a new address or to enter standby mode.
ADV	Ι	SYNC	Advance. Asserted LOW to continue burst read/write.
GWE	I	SYNC default = HIGH	Global write enable. Asserted LOW to write all 36 bits. When High, BWE and WEO-WE3 control write enable. This signal is internally pulled High.
BWE	I	SYNC default = LOW	Byte write enable. Asserted LOW with $\overline{\text{GWE}} = \text{HIGH}$ to enable effect of $\overline{\text{WEO}} - \overline{\text{WE3}}$ inputs. This signal is internally pulled Low.
BW[a,b,c,d]	I	SYNC	Write enables. Used to control write of individual bytes when $\overline{GWE} = HIGH$ and $\overline{BWE} = Low$ . If any of $\overline{BW[a:d]}$ is active with $\overline{GWE} = HIGH$ and $\overline{BWE} = LOW$ the cycle is a write cycle. If all $\overline{BW[a:d]}$ are inactive the cycle is a read cycle.
OE	Ι	ASYNC	Asynchronous output enable. I/O pins are driven when $\overline{OE}$ is active and the chip is synchronously enabled.
LBO	I	STATIC default = HIGH	Count mode. When driven High, count sequence follows Intel XOR convention. When driven Low, count sequence follows linear convention. This signal is internally pulled High. <sup>18</sup>
FT	I	STATIC	Flow-through mode. When low, enables single register flow-through mode. Connect to $V_{DD}$ if unused or for pipelined operation.
ZZ	Ι	ASYNC	Sleep. Places device in low power mode; data is retained. Connect to GND if unused.

### Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Power supply voltage relative to GND	V <sub>DD</sub> , V <sub>DDQ</sub>	-0.5	+4.6	V
Input voltage relative to GND (input pins)	$V_{IN}$	-0.5	+4.6	V
Input voltage relative to GND (I/O pins)	V <sub>IN</sub>	-0.5	$V_{\rm DDQ} + 0.5$	V
Power dissipation	$P_{\mathrm{D}}$	-	1.2	W
DC output current	$I_{OUT}$	-	30	mA
Storage temperature (plastic)	$T_{stg}$	-65	+150	°C
Temperature under bias	$T_{ m bias}$	-65	+135	°C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect reliability.

DID 11-20024-A 5/11/99

ALLIANCE SEMICONDUCTOR

181



		truth t	able	200000000000000000000000000000000000000	000000000000000000000000000000000000000	100000x	200000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	300000000000000000000000000000000000000
CEO	CE1	CE2	<b>ADSP</b>	<b>ADSC</b>	ADV	$WRITE_n^{\dagger}$	OE	Address accessed	CLK	Operation
Н	X	X	X	L	X	X	Χ	NA	L to H	Deselect
L	L	X	L	X	X	X	Χ	NA	L to H	Deselect
L	L	X	Н	L	X	X	X	NA	L to H	Deselect
L	X	Н	L	X	X	X	X	NA	L to H	Deselect
L	X	Н	Н	L	X	X	X	NA	L to H	Deselect
L	Н	L	L	X	X	F	L	External	L to H	Begin read
L	Н	L	L	X	X	F	Н	External	L to H	Begin read
L	Н	L	Н	L	X	F	L	External	L to H	Begin read
L	Н	L	Н	L	X	F	Н	External	L to H	Begin read
X	X	X	Н	Н	L	F	L	Next	L to H	Cont. read
X	X	X	Н	Н	L	F	Н	Next	L to H	Cont. read
X	X	X	Н	Н	Н	F	L	Current	L to H	Suspend read
X	X	X	Н	Н	Н	F	Н	Current	L to H	Suspend read
Н	X	X	X	Н	L	F	L	Next	L to H	Cont. read
Н	X	X	X	Н	L	F	Н	Next	L to H	Cont. read
Н	X	X	X	Н	Н	F	L	Current	L to H	Suspend read
Н	X	X	X	Н	Н	F	Н	Current	L to H	Suspend read
L	Н	L	Н	L	X	T	X	External	L to H	Begin write
X	X	X	Н	Н	L	T	Χ	Next	L to H	Cont. write
Н	X	X	X	Н	L	T	Χ	Next	L to H	Cont. write
X	X	X	Н	Н	Н	T	Н	Current	L to H	Suspend write
Н	Χ	X	Χ	Н	Н	T	Н	Current	L to H	Suspend write

Key: X = Don't Care, L = Low, H = High.

# Recommended operating conditions

Parameter		Symbol	Min	Nominal	Max	Unit
Supply voltage		$V_{ m DD}$	3.135	3.3	3.6	V
		GND	0.0	0.0	0.0	V
I/O supply voltage		$V_{\mathrm{DDQ}}$	2.35	2.5 or 3.3	3.6	V
		$GND_{\mathrm{Q}}$	0.0	0.0	0.0	V
	Address and	$V_{IH}$	2.0	=	4.5	V
Input voltages	control pins	$V_{\mathrm{IL}}$	$-0.5^{*}$	_	0.8	V
input voitages	I/O pins	$V_{IH}$	2.0	_	$V_{\mathrm{DDQ}} + 0.5$	V
	17 O piris	$V_{ m IL}$	-0.5*	_	0.8	
Ambient operating temperature		$T_{A}$	0	_	70	С

<sup>\*</sup>  $V_{IL}$  min = -2.0V for pulse width less than  $0.2 \ x \ t_{RC}$ .

182

ALLIANCE SEMICONDUCTOR DID 11.20024 A. 5/11/99

 $<sup>^{\</sup>dagger}\text{See}$  Write enable truth table for more information.



# DC electrical characteristics over operating range

			-1	66	-1	50	-1	33	- 1	00	
Parameter	Symbol	Test conditions	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Input leakage current	I <sub>LI</sub>	$V_{\mathrm{DD}} = \mathrm{Max}$ , $V_{\mathrm{in}} = \mathrm{GND}$ to $V_{\mathrm{DD}}$	_	2	_	2	-	2	_	2	μA
Output leakage current	$ I_{LO} $	$\overline{OE} \ge V_{IH}$ , $V_{DD} = Max$ , $V_{out} = GND$ to $V_{DD}$	-	2	-	2		2	-	2	μА
Operating power supply current	$I_{CC}$	$\overline{\text{CE}} = \text{V}_{\text{IL}}, \ \text{CE} = \text{V}_{\text{IH}}, \ \overline{\text{CE}} = \text{V}_{\text{IL}},$ $f = f_{\text{max}}, I_{\text{out}} = 0 \text{ mA}$	_	350	_	325	_	300	_	250	mA
Standby navion	$I_{SB}$	Deselected, $f = f_{\text{max}}$	-	60	_	60	ı	60	-	60	mA
Standby power supply current	$I_{SB1}$	Deselected, f = 0, all $V_{IN} \le 0.2V$ or $\ge V_{DD}$ - 0.2V	-	5	-	5	_	5	_	5	mA
Outrast analtages	$V_{OL}$	$I_{OL} = 8 \text{ mA}, V_{DDQ} = 3.6 \text{V}$	_	0.4	_	0.4	ı	0.4	-	0.4	V
Output voltage	$V_{OH}$	$I_{OH} = -8 \text{ mA}, V_{DDO} = 3.0 \text{V}$	2.4	_	2.4	_	2.4	_	2.4	_	V

# Timing characteristics over operating range

Clock frequency $F_{MAX}$ -         166         -         150         -         133         -         100           Cycle time (pipelined mode) $t_{CYC}$ 6         -         6.6         -         7.5         -         10         -	Unit MHz 1 ns ns ns	Notes I
Cycle time (pipelined mode) $t_{CYC}$ 6 - 6.6 - 7.5 - 10 -	ns ns	1
Cycle time (pipelined mode) $t_{CYC}$ 6 - 6.6 - 7.5 - 10 -	ns	
Clock cocces time (nipelined mode) to 35 38 4 5		
Clock access time (pipelined mode) $t_{CD}$ - 3.5 - 3.8 - 4 - 5	ns	
Clock access time (flow-through mode) t <sub>CDF</sub> - 6 - 6.6 - 7.5 - 10		
Output enable Low to data valid $t_{OE}$ - $3.5$ - $3.5$ - $3.8$ - $4$	ns	
Clock High to output Low Z         t <sub>LZC</sub> 0         -         0         -         0         -	ns 8	3
Data output hold from clock High t <sub>OH</sub> 1.5 - 1.5 - 2 -	ns 8	3
Output enable Low to output Low Z t <sub>LZOE</sub> 1 - 1 - 1.5 - 2 -	ns 8	3
Output enable High to output High Z t <sub>HZOE</sub> - 3 - 3.5 - 4 - 4	ns 8	3
Clock High to output High Z         t <sub>HZC</sub> -         2.5         -         3.5         -         3.5	ns 8	3
Clock High to output High Z         t <sub>HZCN</sub> -         1.5         -         2         -         2.5	ns 1	1,9
Clock High pulse width         t <sub>CH</sub> 2.4         -         2.6         -         2.8         -         3         -	ns	
Clock Low pulse width         t <sub>CL</sub> 2.4         -         2.6         -         2.8         -         3         -	ns	
Address and Control setup to clock High t <sub>AS</sub> 1 - 1.3 - 1.5 - 1.5 -	ns	
Data setup to clock High t <sub>DS</sub> 1 - 1.3 - 1.5 - 1.5 -	ns	
Write setup to clock High t <sub>WS</sub> 1 - 1.3 - 1.5 - 1.5 -	ns	
Chip select setup to clock High t <sub>CSS</sub> 1 - 1.3 - 1.5 - 1.5 -	ns	
Address hold from clock High $t_{AH}$ 0.5 - 0.5 - 0.5 -	ns	
Data hold from clock High	ns	
Write hold from clock High	ns	
Chip select hold from clock High t <sub>CSH</sub> 0.5 - 0.5 - 0.5 - 0.5 -	ns	
Output rise time (0 pF load) t <sub>R</sub> 1.5 - 1.5 - 1.5 - 1.5 -	V/ns 1	1
Output fall time (0 pF load) t <sub>F</sub> 1.5 - 1.5 - 1.5 - 1.5 -	V/ns 1	1


See "Notes" on page 187.

DID 11-20024-A 5/11/99

ALLIANCE SEMICONDUCTOR

183





Note:  $\Theta = XOR$  when MODE = High/No Connect;  $\Theta = ADD$  when MODE = Low.  $\overline{WE}[0:3]$  is don't care.


184

ALLIANCE SEMICONDUCTOR

DID 11-20024-A 5/11/99



Timing waveform of write cycle



Note:  $\oplus$  = XOR when MODE = High/No Connect;  $\oplus$  = ADD when MODE = Low.


DID 11-20024-A.5/11/99

ALLIANCE SEMICONDUCTOR

185



Timing waveform of read/write cycle



Note:  $\oplus$  = XOR when MODE = High/No Connect;  $\oplus$  = ADD when MODE = Low.

186

ALLIANCE SEMICONDUCTOR

DID 11-20024-A, 5/11/99





### Notes

- 1 This parameter is guaranteed but not tested.
- 2 For test conditions, see AC Test Conditions, Figures A, B, C.
- 3 This parameter is sampled and not 100% tested.
- 4 This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of CLK when chip is enabled.
- 5 Typical values measured at 3.3V, 25  $^{\circ}$ C and 10 ns cycle time.
- 6~  $I_{\text{CC}}$  given with no output loading.  $I_{\text{CC}}$  increases with faster cycle times and greater output loading.
- 7 Transitions are measured  $\pm 500$  mV from steady state voltage. Output loading specified with  $C_L=5~\rm pF$  as in Figure C.
- 8  $~t_{HZOE}$  is less than  $t_{LZOE}$ ; and  $t_{HZC}$  is less than  $t_{LZC}$  at any given temperature and voltage.
- $9-t_{\mbox{\scriptsize HZCN}}$  is a 'no load' parameter to indicate exactly when SRAM outputs have stopped driving.

### AC test conditions

- Output Load: see Figure B, except for t<sub>LZC</sub>, t<sub>LZOE</sub>, t<sub>HZOE</sub>, t<sub>HZO</sub> see Figure C.
- Input pulse level: GND to 3V. See Figure A.
- Input rise and fall time (Measured at 0.3V and 2.7V): 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.








Figure A: Input waveform

Figure B: Output load (A)

Figure C: Output load (B)

# AS7C3128K36Z and AS7C3128K32Z ordering information

Package	ckage Functionality 166 MHz		150 MHz	133 MHz	100 MHz	
TQFP	PBSRAM	AS7C3128K32P-3.5TQC	AS7C3128K32P-3.8TQC	AS7C3128K32P-4TQC	AS7C3128K32P-5TQC	
TQFP	PBSRAM	AS7C3128K36P-3.5TQC	AS7C3128K36P-3.8TQC	AS7C3128K36P-4TQC	AS7C3128K36P-5TQC	

## AS7C3128K36Z and AS7C3128K32Z part numbering system

AS7C	3	128K36	Р	-XX	XX	С
SRAM prefix	Operating voltage	Part number, organization	Timing Z=NTD <sup>™</sup> timing P=PBSRAM	access time (ns)	Package: TQ = TQFP	Commercial temperature, $0~\%$ to $70~\%$

,

ALLIANCE SEMICONDUCTOR

DID 11-20024-A. 5/11/99