



16-BIT MONOLITHIC TRACKING RESOLVER(/LVDT)-TO-DIGITAL CONVERTERS

AVAILABLE AS RADIATION HARDENED IN RAD-PAK™ TECHNOLOGY BY SPACE ELECTRONICS INC.

DESCRIPTION

The RDC-19220 Series of converters are low-cost, versatile, 16-bit monolithic, state-of-the-art Resolver(/LVDT)-to-Digital Converters. These single-chip converters are available in small 40-pin DDIP, or 44-pin J-Lead packages and offer programmable features such as resolution, bandwidth and velocity output scaling.

Resolution programming allows selection of 10-, 12-, 14-, or 16-bit, with accuracies to 2.3 min. This feature combines the high tracking rate of a 10-bit converter with the precision and low-speed velocity resolution of a 16-bit converter in one package.

The velocity output (VEL) from the RDC-19220 Series, which can be used to replace a tachometer, is a 4 V signal (3.5 V with the +5 V only

option) referenced to ground with a linearity of 0.75% of output voltage. The full scale value of VEL is set by the user with a single resistor.

RDC-19220 Series converters are available with operating temperature ranges of 0° to +70°C, -40° to +85°C and -55° to +125°C. Military processing is available (consult factory).

APPLICATIONS

With its low cost, small size, high accuracy and versatile performance, the RDC-19220 Series converter is ideal for use in modern high-performance industrial and military control systems. Typical applications include motor control, radar antenna positioning, machine tool control, robotics, and process control.

FEATURES

- +5 Volt Only Option
- Only Five External Passive Components
- Programmable:
 - Resolution: 10-, 12-, 14-, or 16-Bit
 - Bandwidth: to 1200 Hz
 - Tracking: to 2300 RPS
- Differential Resolver and LVDT Input Modes
- Velocity Output Eliminates Tachometer
- Built-In-Test (BIT) Output, No 180° Hangup
- Small Size: 40-Pin DDIP or 44-Pin J-Lead Package
- -55° to +125°C Operating Temperature Available




FIGURE 1. RDC-19220 SERIES BLOCK DIAGRAM

© 1990, 1999 Data Device Corporation

TARI	E 1	DDC .	10220	CDECI	FICATIONS	•
IADI	г .	BIA -	19//11	SPECI	CILLA I ILJINS	•

These specifications apply over the rated power supply, temperature and reference frequency ranges, and 10% signal amplitude variation and harmonic distortion.

and narmonic distortion.				
PARAMETER	UNIT	VALUE		
RESOLUTION	Bits	10, 12, 14, or 16		
ACCURACY	Min	±4, or ±2 + 1 LSB (note 3)		
REPEATABILITY	LSB	1 max		
DIFFERENTIAL LINEARITY	LSB	1 max in the 16th bit		
REFERENCE Type Voltage: differential	VP-P	(+REF, -REF) Differential ±10 max		
single ended overload Frequency Input Impedance	V _P V Hz Ohm	±5 max ±25 continuous, 100 transient DC to 40,000 (note 4) 10M min // 20 pf		
SIGNAL INPUT		(+S, -S, SIN, +C, -C, COS)		
Type Voltage: operating overload Input impedance	Vrms V Ohm	Resolver, differential, groundbased 2 ±15% ±25 continuous 10M min//10 pf.		
DIGITAL INPUT/OUTPUT				
Inhibit (INH) Enable Bits 1 to 8 (EM) Enable Bits 9 to 16 (EL) Resolution and Mode Control(A & B) (see notes 1 and 2.)		TTL/CMOS compatible Logic 0 = 0.8 V max. Logic 1 = 2.0 V min. Loading =10 µA max P.U. current source to +5 V //5 pF max. CMOS transient protected Logic 0 inhibits; Data stable within 0.3 µS Logic 0 enables; Data stable within 150 nS Logic 1 = High Impedance Data High Z within 100 nS Mode B A Resolution resolver 0 0 10 bits " 0 1 12 bits		
Outputs		" 1 1 16 bits LVDT - 5 V 0 8 bits " 0 -5 V 10 bits " 1 -5 V 12 bits " -5 V -5 V 14 bits		
Parallel Data (1-16) Converter Busy (CB)		10, 12, 14, or 16 parallel lines; natural binary angle positive logic (see TABLE 2) 0.25 to 0.75 µs positive pulse leading edge initiates counter update.		
Zero Index	(ZI)	Logic 1 at all 0s (ENL to -5 V); LSBs are enabled		

Notes: 1. Unused data bits are set to logic "0."

- 2. In LVDT mode, bit 16 is LSB for 14-bit resolution or bit 12 is LSB for 10-bit resolution.
- 3. Accuracy in LVDT mode is 0.15% + 1 LSB of full scale.
- 4. See text, General Setup Considerations and Higher Tracking Rates.
- 5. See text: General Setup Considerations for RDC19222.

TABLE 1. RDC-19220 SPECIFICATIONS (CONTD)						
PARAMETER	UNIT	VALUE				
DIGITAL INPUT/OUTPUT	01111	TALOL				
(continued) Outputs (continued)						
Built-in-Test (BIT)		Logic 0 for BIT condition. ±100 LSBs of error typ. with a fil- ter of 500 μS, or total Loss-of-				
Drive Capability		Signal (LOS) 50 pF + Logic 0; 1 TTL load, 1.6 mA at 0.4 V max Logic 1; 10 TTL loads, -0.4 mA				
		at 2.8 V min Logic 0; 100 mV max driving CMOS				
		Logic 1; +5 V supply minus 100 mV min driving CMOS High Z; 10 uA // 5 pF max				
DYNAMIC CHARACTERISTICS		(at maximum bandwidth)				
Resolution	bits	10 12 14 16				
Tracking Rate (max)(note 4)	rps	1152 288 72 18				
Bandwidth(Closed Loop) (max) (note 4)	Hz	1200 1200 600 300				
Ka	1/sec ²	5.7M 5.7M 1.4M 360k				
A1 A2	1/sec 1/sec	19.5 19.5 4.9 1.2 295k 295k 295k 295k				
A	1/sec	2400 2400 1200 600				
В	1/sec	1200 1200 600 300				
Acceleration (1 LSB lag)	deg/s ²	2M 500k 30k 2k				
Settling Time(179° step)	msec	2 8 20 50				
VELOCITY CHARACTERISTICS Polarity		Positive for increasing angle				
Voltage Range(Full Scale) Scale Factor Error	V %	±4 (at nominal ps) 10 typ 20 max				
Scale Factor TC	PPM/C	100 typ 200 max				
Reversal Error	%	0.75 typ 1.3 max				
Linearity	%	0.25 typ 0.50 max				
Zero Offset Zero Offset TC	mν μV/C	5 typ 10 max 15 typ 30max				
Load	kΩ	8 max				
Noise	(Vp/V)%	1 typ .125 min 2 max				
POWER SUPPLIES		(note 5)				
Nominal Voltage Voltage Range	V %	+5 -5 ± 5 +5, -20 (-4 V to -5.25 V)				
Max Volt. w/o Damage	ľ	+7 -7				
Current	mA	14 typ, 22 max (each)				
TEMPERATURE RANGE						
Operating -30X	°c	0 to 170				
-30X -20X	l∘c	0 to +70 -40 to +85				
-10X	∘c	-55 to +125				
Storage		40.1 05				
plastic package ceramic package	°C	-40 to +85 -65 to +150				
PHYSICAL	├					
CHARACTERISTICS						
Size: 40 pin DDIP	in(mm)	2.0 x 0.6 x 0.2 (50.8 x 15.24 x 5.08)				
44 pin J-Lead	in(mm)	0.690 square (17.526)				
Weight:		Plastic Ceramic				
40 pin DDIP 44 pin J-Lead	oz(g) oz(g)	0.21 (5.95)				
74 piii 0-Leau	⁰² (9)	0.00 (2.27) 0.000 (1.04)				

THEORY OF OPERATION

The RDC-19220 Series of converters are single CMOS custom monolithic chips. They are implemented using the latest IC technology which merges precision analog circuitry with digital logic to form a complete, high-performance tracking resolver-to-digital converter. For user flexibility and convenience, the converter bandwidth, dynamics and velocity scaling are externally set with passive components.

FIGURE 1 is the functional block diagram of the RDC-19220 Series. The converter operates with ±5 Vdc power supplies. Analog signals are referenced to analog ground, which is at ground potential. The converter is made up of two main sections; a converter and a digital interface. The converter front-end consists of sine and cosine differential input amplifiers. These inputs are protected to ±25 V with 2 kΩ resistors and diode clamps to the ±5 Vdc supplies. These amplifiers feed the high accuracy Control Transformer (CT). Its other input is the 16-bit digital angle ts output is an analog error angle, or difference angle, between the two inputs. The CT performs the ratiometric trigonometric computation of SIN θ COS ϕ - COS θ SIN ϕ = SIN(θ - ϕ) using amplifiers, switches, logic and capacitors in precision ratios. Note: The transfer function of the CT is normally trigonometric, but in LDVT-mode the transfer function is triangular (linear) and could thereby convert any linear transducer output.

The converter accuracy is limited by the precision of the computing elements in the CT. In these converters, ratioed capacitors are used in the CT instead of the more conventional precision ratioed resistors. Capacitors, used as computing elements with op-amps, need to be sampled to eliminate voltage drifting. Therefore, the circuits are sampled at a high rate (67 kHz) to eliminate this drifting and at the same time to cancel out the op-amp offsets.

The error processing is performed using the industry standard technique for type II tracking R/D converters. The dc error is integrated yielding a velocity voltage which in turn drives a voltage controlled oscillator (VCO). This VCO is an incremental integrator (constant voltage input to position rate output) which together with the velocity integrator forms a type II servo feedback loop. A lead in the frequency response is introduced to stabilize the

loop and another lag at higher frequency is introduced to reduce the gain and ripple at the carrier frequency and above. The settings of the various error processor gains and break frequencies are done with external resistors and capacitors so that the converter loop dynamics can be easily controlled by the user.

TABLE 2	. DIGITAL ANGLE OUT	PUTS
ВІТ	DEG/BIT	MIN/BIT
1(MSB)	180	10800
2	90	5400
3	45	2700
4	22.5	1350
5	11.25	675
6	5.625	337.5
7	2.813	168.75
8	1.405	84.38
9	0.7031	42.19
10	0.3516	21.09
11	0.1758	10.55
12	0.0879	5.27
13	0.0439	2.64
14	0.0220	1.32
15	0.0110	0.66
16	0.0055	0.33
Note: EM enable	s the MSBs and EL enat	oles the LSBs.

TRANSFER FUNCTION AND BODE PLOT

The dynamic performance of the converter can be determined from its Transfer Function Block Diagrams and its Bode Plots (open and closed loop). These are shown in FIGURES 2, 3, and 4.

The open loop transfer function is as follows:

Open Loop Transfer Function =
$$\frac{A^2 \left(\frac{S}{B} + 1\right)}{S^2 \left(\frac{S}{10B} + 1\right)}$$

where A is the gain coefficient and $A^2 = A_1 A_2$ and B is the frequency of lead compensation.




FIGURE 2. TRANSFER FUNCTION BLOCK DIAGRAM #1

The components of gain coefficient are error gradient, integrator gain and VCO gain. These can be broken down as follows:

- Error Gradient = 0.011 volts per LSB (CT+Error Amp+Demod with 2 Vrms input)
- Integrator gain = $\frac{C_S F_S}{1.1C_{BW}}$ volts per second per volt
- VCO Gain = $\frac{1}{1.25 \text{ R}_{\text{v}}\text{C}_{\text{vco}}}$ LSBs per second per volt

where: $C_s = 10 pF$

 F_s = 67 kHz when R_s = 30 $k\Omega$

 $F_s = 100 \text{ kHz when } R_s = 20 \text{ k}\Omega$

 $F_s = 134 \text{ kHz when } R_s = 15 \text{ k}\Omega$

 $C_{vco} = 50 pF$

 $R_{V},\,R_{B},\,\text{and}\,\,C_{BW}$ are selected by the user to set velocity scaling and bandwidth.

GENERAL SETUP CONSIDERATIONS

DDC has external component selection software which considers all the criteria below, and in a simple fashion, asks the key parameters (carrier frequency, resolution, bandwidth, and tracking rate) to derive the external component value.

The following recommendations should be considered when installing the RDC-19220 Series R/D converters:

- 1) In setting the bandwidth (BW) and Tracking Rate (TR) (selecting five external components), the system requirements need to be considered. For greatest noise immunity, select the minimum BW and TR the system will allow.
- 2) Power supplies are ± 5 V dc. For lowest noise performance it is recommended that a 0.1 μF or larger cap be connected from each supply to ground near the converter package.

- 3) Resolver inputs and velocity output are referenced to A GND. This pin should be connected to GND near the converter package. Digital currents flowing through ground will not disturb the analog signals.
- 4) The BIT output which is active low is activated by an error of approximately 100 LSBs. During normal operation for step inputs or on power up, a large error can exist.
- 5) This device has several high impedence amplifier inputs (+C, -C, +S, -S, -VCO and -VSUM). These nodes are sensitive to noise and coupling components should be connected as close as possible.
- 6) Setup of bandwidth and velocity scaling for the optimized critically damped case should proceed as follows:
- Select the desired $f_{\mbox{\footnotesize{BW}}}$ (closed loop), based on overall system dynamics.
- Select fcarrier ≥ 3.5 f_{BW}
- Compute $R_v = 55 \text{ k}\Omega \text{ x} \frac{\left\{ \text{For the converter max tracking rate value, see the row indicated in TABLE 3.} \right\}}{\text{Application max rate}}$
- Compute C_{BW} (pF) = $\frac{3.2 \times F_{S} (Hz) \times 10^{8}}{R_{V \times} (f_{BW})^{2}}$
- Where F $_S$ = ~67 kHz for R $_S$ = 30 k Ω $_{100}$ kHz for R $_S$ = 20 k Ω $_{134}$ kHz for R $_S$ = 15 k Ω
- Compute $R_B = \frac{0.9}{C_{BW} \times f_{BW}}$
- Compute C_{BW}

Note: DDC has software available to perform the previous calculations. Contact DDC to request software or visit our website at www.ddc-web.com to download software.




FIGURE 3. TRANSFER FUNCTION BLOCK DIAGRAM #2




FIGURE 4. BODE PLOTS

7) Selecting a f_{BW} that is too low relative to the maximum application tracking rate can create a spin-around condition in which the converter never settles. The relationship to insure aganist spin-around is as follows (TABLE 3):

TABLE 3. TRACKING/BW RELATIONSHIP				
RPS (MAX)/BW	RESOLUTION			
1	10			
0.45	12			
0.25	14			
0.125	16			

8) For RDC-19222:

This version is capable of +5V only operation. It accomplishes this with a charge pump technique that inverts the +5V supply for use as -5V, hence the +5V supply current doubles. The built-in -5 V inverter can be used by connecting pin 2 to 26, pin 17 to 22, a 10 $\mu\text{F}/10$ Vdc capacitor from pin 23 (negative terminal) to pin 25 (positive terminal), and a 47 $\mu\text{F}/10$ Vdc capacitor from -5 V to GND. The current drain from the +5 V supply doubles. No external -5 V supply is needed.

When using the -5 V inverter, the max. tracking rate should be scaled for a velocity output of $3.5\ V$ max. Use the following equation to determine tracking rate used in the formula on page 4:

 $\frac{\text{TR (required) x (4.0)}}{\text{(3.5)}}$ = Tracking rate used in calculation

Note: When using the highest BW and Tracking Rates, using the -5 V inverter is not recommended.

HIGHER TRACKING RATES AND CARRIER FREQUENCIES.

Tracking rate (nominally 4 V) is limited by two factors: velocity voltage saturation and maximum internal clock rate (nominally 1,333,333 Hz). An understanding of their interaction is essential to extending performance.

The General Setup Considerations section makes note of the selection of R_{ν} for the desired velocity scaling. R_{ν} is the input resistor to an inverting integrator with a 50 pF nominal feedback capacitor. When it integrates to -1.25 V, the converter counts up 1 LSB and when it integrates to +1.25 V, the converter counts down 1 LSB. When a count is taken, a charge is dumped on the capacitor; such that, the voltage on it changes 1.25 V in a direction to bring it to 0 V. The output counts per second per volt input is therefore:

$$\frac{1}{(R_V \times 50 \text{ pF} \times 1.25)}$$

As an example:

Calculate Rv for the maximum counting rate, at a VEL voltage of 4 V.

For a 12-bit converter there are 2^{12} or 4096 counts per rotation. 1,333,333/4096 = 325 rotations per second or 333,333 counts per second per volt.

$$R_V = \frac{1}{(333,333 \times 50 \text{ pF} \times 1.25)} = 48 \text{k Ohms}$$

The maximum rate capability of the RDC-19220 is set by $R_s.$ When $R_s=30~\text{k}\Omega$ it is nominally 1,333,333 counts/sec, which equates to 325 rps (rotations per second). This is the absolute maximum rate; it is recommended to only run at <90% of this rate (as seen in TABLE 3), therefore the minumum R_V will be limited to 55 k Ω . The converter maximum tracking rate can be increased 50% in the 16- and 14-bit modes and 100% in the 12- and 10-bit modes by increasing the supply current from 12 to 15 mA (by using an $R_c=23~\text{k}\Omega),$ and by increasing the sampling rate by changing R_s to 20 k Ω for 16- and 14-bit resolution or to 15 k Ω for 12- and 10-bit resolution (see TABLE 4).

The maximum carrier frequency can, in the same way, increase from: 5 to 10 kHz in the 16-bit mode, 7 to 14 kHz in the 14-bit mode,11 to 32 kHz in the 12-bit mode, and 20 to 40 kHz in the 10-bit mode (see TABLE 5).

The maximum tracking rate and carrier frequency for full performance are set by the power supply current control resistor ($R_{\rm c}$) per the following tables:

TABLE 4. MAX TRACKING RATE (MIN) IN RPS							
R _C	RS	RE	SOL	UTIOI	V	1	Depending on the res-
(Ω)	(Ω)	10	12	14	16]	olution, select one of the values from this
30k** or open	30k	1152	288	72	18	—	row, for use in convert- er max tracking rate
23k	20k	1728	432	108	27	1	formula. (See previous
23k	15k	2304	576	*	*	1	page for formula.)

^{*} Not recommended.

^{**} The use of a high quality thin-film resistor will provide better temperature stability than leaving open.

TABLE 5. CARRIER FREQUENCY (MAX) IN KHZ						
R _C	R _C R _S RESOLUTION					
(Ω)	(Ω)	10	12	14	16	
30k** or open	30k	20	11	7	5	
23k	30k	24	12	11	7	
23k	20k	34	24	14	10	
23k	15k	40	32	*	*	

^{*} Not recommended.

The carrier frequency should be 1/10, or less, of the sampling frequency in order to have many samples per carrier cycle. The converter will work with reduced quadrature rejection at a carrier frequency up to 1/4 the sampling frequency. Carrier frequency should be at least 3.5 times the BW in order to eliminate the chance of jitter.

^{**} The use of a high quality thin-film resistor will provide better temperature stability than leaving open.

	TABLE 6. TRANSFORMERS								
INPUT SIGNAL TYPE	INPUT VOLTAGE (VRMS)	INPUT FREQUENCY (HZ)	PART NUMBER	FIGURE NUMBER					
Synchro	11.8	400	52034	5A					
Synchro	90	400	52035	5A					
Resolver	11.8	400	52036	5B					
Resolver	26	400	52037	5B					
Resolver	90	400	52038	5B					
Reference	Reference	400	B-426*	5C					
Synchro	Synchro	60	52039**	5D					
Reference	Reference	60	24133**	5D					

^{*} Beta Transformer ** 60 Hz synchro transformers are active (require $\pm 15V$ dc power supplies) and are available in two temperature ranges; -1:-55° to +125° and -3: 0° to 70°.




FIGURE 5A. TRANSFORMER LAYOUT AND SCHEMATIC (SYNCHRO INPUT - 52034/52035)




FIGURE 5B. TRANSFORMER LAYOUT AND SCHEMATIC (RESOLVER INPUT - 52036/52037/52038)





FIGURE 5C. TRANSFORMER LAYOUT AND SCHEMATIC (REFERENCE INPUT - B-426)



The mechanical outline is the same for the synchro input transformer (52039) and the reference input transformer (24133), except for the pins. Pins for the reference transformer are shown in parenthesis () below. An asterisk * indicates that the pin is omitted.

FIGURE 5D. 60 HZ SYNCHRO AND REFERENCE TRANSFORMER DIAGRAMS (SYNCHRO INPUT - 52039 / REFERENCE INPUT - 24133)




FIGURE 6. TYPICAL TRANSFORMER CONNECTIONS

TYPICAL INPUT CONNECTIONS

FIGURES 7 through 9 illustrate typical input configurations





FIGURE 7A. TYPICAL CONNECTIONS, 2 V RESOLVER, DIRECT INPUT




$$\frac{R2}{R1 + R2} = \frac{2}{X \text{ Volt}}$$

R1 + R2 should not load the Resolver too much; it is recommended to use a R2 = 10k.

R1 + R2 Ratio Errors will result in Angular Errors, 2 cycle, 0.1% Ratio Error = 0.029° Peak Error.

FIGURE 7B. TYPICAL CONNECTIONS, X-VOLT RESOLVER, DIRECT INPUT




 $\frac{Ri}{Rf}$ X 2 Vrms = Resolver L-L rms voltage

Rf $\geq 6 \text{ k}\Omega$


S1 and S3, S2 and S4, and RH and RL should be ideally twisted shielded, with the shield tied to GND at the converter.

FIGURE 8A. DIFFERENTIAL RESOLVER INPUT



S1 and S3, S2 and S4, and RH and RL should be ideally twisted shielded, with the shield tied to GND at the converter. For DDC-49530 or DDC-57470: Ri = 70.8 k Ω , 11.8 V input, synchro or resolver. For DDC-49590: Ri = 270 k Ω , 90 V input, synchro or resolver. Maximum addition error is 1 minute.

FIGURE 8B. DIFFERENTIAL RESOLVER INPUT, USING DDC-49530 (11.8 V) OR DDC-49590 (90 V)




 $\frac{Ri}{Rf}$ X 2 Vrms = Synchro L-L rms voltage

Rf \geq 6 k Ω

S1, S2, and S3 should be triple twisted shielded; RH and RL should be twisted shielded, In both cases the shield should be tied to GND at the converter.

FIGURE 9A. SYNCHRO INPUT



S1, S2, and S3 should be triple twisted shielded; RH and RL should be twisted shielded, In both cases the shield should be tied to GND at the converter. 90 V input = DDC-49590: Ri = $270 \text{ k}\Omega$, 90 V input, synchro or resolver.

11.8 V input = DDC-49530 or DDC-57470: Ri = 70.8 k Ω , 11.8 V input, synchro or resolver. Maximum addition error is 1 minute.

FIGURE 9B. SYNCHRO INPUT, USING DDC-49530/DDC-57470 (11.8 V) OR DDC-49590 (90 V)

REDUCED POWER SUPPLY CURRENTS

When R_s = 30 k Ω (tracking rate is not being pushed), nominal power supply current can be cut from 14 to 9 mA by setting R_c = 53 k Ω .

TRANSFORMER ISOLATION

System requirements often include electrical isolation. There are transformers available for reference and synchro/resolver signal isolation. TABLE 6 includes a listing of the most common transformers. The synchro/resolver transformers reduce the voltage to 2 Vrms for a direct connection to the converter. See FIGURES 5A, 5B, 5C and 5D for transformer layouts and schematics, and FIGURE 6 for typical connections.

DC INPUTS

As noted in TABLE 1 the RDC-19220 will accept dc inputs. It is necessary to set the REF input to dc by tying +REF to +5 V and -REF to GND or -5 \vee . (With dc inputs, the converter will function from 0 to 180° and BIT will remain at logic 0.)

VELOCITY TRIMMING

RDC-19220 Series specifications for velocity scaling, reversal error and offset are contained in TABLE 1. Velocity scaling and offset are externally trimmable for applications requiring tighter specifications than those available from the standard unit. FIG-URE 9 shows the setup for trimming these parameters with external pots. It should also be noted that when the resolution is changed, VEL scaling is also changed. Since the VEL output is from an integrator with capacitor feedback, the VEL voltage cannot change instantaneously. Therefore, when changing resolution while moving there will be a transient with a magnitude proportional to the velocity and a duration determined by the converter bandwidth.

INCREASED TRACKING/DECREASED SETTLING (GEAR SHIFTING)

Connecting the $\overline{\text{BIT}}$ output to the resolution control lines (A and B) will change the resolution of the converter down ("gear shift") make the converter settle faster and track at higher rates. The converter bandwidth is independent of the resolution.

ADDITIONAL ERROR SOURCES

Quadrature voltages in a resolver or synchro are by definition the resulting 90° fundamental signal in the nulled out error voltage (e) in the converter. This voltage is due to capacitive or inductive coupling in the synchro or resolver signals. A digital position error will result due to the interaction of this quadrature voltage and a reference phase shift between the converter signal and reference inputs. The magnitude of this error is given in the following formula:

Magnitude of Error = (Quadrature Voltage/F.S.signal) • $\tan \alpha$

Where:

Magnitude of Error is in radians Quadrature Voltage is in volts






FIGURE 10. VELOCITY TRIMMING





$$\tan \varphi = \frac{X_c}{R}$$

Where φ = desired phase-shift

$$X_{\rm C} = \frac{1}{2\pi fc}$$

Where f = carrier frequency Where c = capacitance

FIGURE 11. PHASE-SHIFT COMPENSATION

Full Scale signal is in volts α = signal to REF phase shift

An example of the magnitude of error is as follows:

Let: Quadrature Voltage = 11.8 mV

Let: F.S. signal = 11.8 V

Let: $\alpha = 6^{\circ}$

Then: Magniture of Error = 0.36 min \cong 1 LSB in the 16th bit. Note: Quadrature is composed of static quadrature which is specified by the synchro or resolver supplier plus the speed voltage which is determined by the following formula:

Speed Voltage = (rotational speed/carrier frequency) • F.S. signal

Where:

Speed Voltage is the quadrature due to rotation.

Rotation speed is the rps (rotations per second) of the synchro or resolver.

Carrier frequency is the REF in Hz.

A circuit to LEAD or LAG the reference into the converter will compensate for phase-shift between the signal and the reference to reduce the effects of the quadrature is illustrated in FIG-URE 11.

LVDT MODE

As shown in TABLE 1 the RDC-19220 Series units can be made to operate as LVDT-to-digital converters by connecting Resolution Control inputs A and B to "0," "1," or the -5 volt supply. In this mode the RDC-19220 Series functions as a ratiometric tracking linear converter. When linear ac inputs are applied from a LVDT the converter operates over one quarter of its range. This results in two less bits of resolution for LVDT mode than are provided in resolver mode.

FIGURE 12B shows a direct LVDT 2 Vrms full scale input. Some LDVT output signals will need to be scaled to be compatible with the converter input. FIGURE 12C is a schematic of an input scaling circuit applicable to 3-wire LVDTs. The value of the scaling

TABLE 7. LVDT OUTPUT CODE (14-BIT R/D OR 12-BIT LVDT)						
LVDT OUTPUT		MSB		LSB		
+ over full travel	01	XXXX	xxxx	xxxx		
+ full travel -1 LSB	00	1111	1111	1111		
+0.5 travel	00	1100	0000	0000		
+1 LSB	00	1000	0000	0001		
null	00	1000	0000	0000		
- 1 LSB	00	0111	1111	1111		
-0.5 travel	00	0100	0000	0000		
- full travel	00	0000	0000	0000		
- over full travel	11	XXXX	XXXX	XXXX		

Note: TABLE 7 refers to FIGURE 12C.




FIGURE 12A. 2-WIRE LVDT DIRECT INPUT





FIGURE 12B. 3-WIRE LVDT DIRECT INPUT



Notes:

- 1. R' ≥ 10 kΩ
- 2. Consideration for the value of R is LVDT loading.




FIGURE 12C. 3-WIRE LVDT SCALING CIRCUIT

constant "a" is selected to provide an input of 2 Vrms at full stroke of the LVDT. The value of scaling constant "b" is selected to provide an input of 1 Vrms at null of the LVDT. Suggested components for implementing the input scaling circuit are a quad opamp, such as a 4741 type, and precision film resistors of 0.1% tolerance. FIGURE 12A illustrates a 2-wire LVDT configuration.

Data output of the RDC-19220 Series is Binary Coded in LVDT mode. The most negative stroke of the LVDT is represented by **all zeros** and the most positive stroke of the LVDT is represented by **all ones**. The most significant 2 bits (2 MSBs) may be used as overrange indicators. Positive overrange is indicated by code "01" and negative overrange is indicated by code "11" (see TABLE 7).

INHIBIT, ENABLE, AND CB TIMING

The Inhibit (INH) signal is used to freeze the digital output angle in the transparent output data latch while data is being transferred. Application of an Inhibit signal does not interfere with the continuous tracking of the converter. As shown in FIGURE 13, angular output data is valid 300 ns maximum after the application of the negative inhibit pulse.




FIGURE 13. INHIBIT TIMING

Output angle data is enabled onto the tri-state data bus in two bytes. Enable MSBs (EM) is used for the most significant 8 bits and Enable LSBs (EL) is used for the least significant 8 bits. As shown in FIGURE 14, output data is valid 150 ns maximum after the application of a negative enable pulse. The tri-state data bus returns to the high impedance state 100 ns maximum after the rising edge of the enable signal.

The Converter Busy (CB) signal indicates that the tracking converter output angle is changing 1 LSB. As shown in FIGURE 15, output data is valid 50 ns maximum after the middle of the CB pulse. CB pulse width is 1/40 Fs, which is nominally 375 ns.

BUILT-IN-TEST (BIT)

The Built-In-test output (BIT) monitors the level of error from the demodulator. This signal is the difference in the input and output angles and ideally should be zero. However, if it exceeds approximately 100 LSBs (of the selected resolution) the logic level at BIT will change from a logic 1 to a logic 0.

This condition will occur during a large step and reset after the converter settles out. \overline{BIT} will also change to logic 0 for an overvelocity condition, because the converter loop cannot maintain input/output or if the converter malfunctions where it cannot maintain the loop at a null. \overline{BIT} will also be set low for a detected total Loss-of-Signal (LOS). The \overline{BIT} signal may pulse during certain error conditions (i.e., converter spin around or signal amplitude on threshold of LOS).

LOS will be detected if both sin and cos input voltages are less than 800 mV peak.




FIGURE 14. ENABLE TIMING




FIGURE 15. CONVERTER BUSY TIMING

ENCODER EMULATION

The RDC-19220 can be made to emulate incremental optical encoder output signals, where such an interface is desired. This is accomplished by tying $\overline{\text{EL}}$ to -5 V, whereby CB becomes Zero Index (ZI) Logic 1 at all 0s, the LSB+1 becomes A, and the exclusive-or of the LSB and LSB+1 becomes B emulating A QUAD B signals as illustrated in FIGURE 16A. Also, the LSB byte is always enabled.

FIGURE 16B illustrates a more detailed circuit with delays and filtering to eliminate potential glitch due to data skew and rise/fall differences caused by logic loading.





FIGURE 16A. INCREMENTAL ENCODER EMULATION




NOTE: CMOS LOGIC IS RECOMENDED. TTL AND TTL COMPATABLE LOGIC WILL SKEW THE DELAYS.

FIGURE 16B. FILTERED/BUFFERED ENCODER EMULATOR CIRCUIT

TYPICAL-5 VOLT CIRCUITS

Since the 40-pin DDIP RDC-19220 does not have a pinout for the -5 V inverter, it may be necessary to create a -5 V from other supplies on the board. FIGURE 17 illustrates several possibilities.






FIGURE 17. TYPICAL -5 VOLT CIRCUITS

PINOUT FUNCTION TABLES BY MODEL NUMBER

The following tables detail pinout functions by the DDC model number.

The RDC-19220 has differential inputs but requires both ± 5 V power supplies.

The RDC-19222 has differential inputs and can be used with the +5 V only option.

	TABLE 8. RDC-19220 PINOUTS (40-PIN)							
#	NAME	DESCRIPTION	#	NAME	DESCRIPTION			
1	Α	Resolution Control	40	+5 V	Power Supply			
2	В	Resolution Control	39	EL	Enable LSBs (see note)			
3	ĪNH	Inhibit	38	Bit 16	LSB			
4	+REF	+Reference Input	37	Bit 8				
5	-REF	-Reference Input	36	Bit 15				
6	-vco	Neg VCO Input	35	Bit 7				
7	-VSUM	Vel Sum Point	34	Bit 14				
8	VEL	Velocity Output	33	Bit 6				
9	+C	Signal Input	32	Bit 13				
10	cos	Signal Output	31	Bit 5				
11	-C	Signal Input	30	Bit 12				
12	+S	Signal Input	29	Bit 4				
13	+SIN	Signal Output	28	Bit 11				
14	-S	Signal Input	27	Bit 3				
15	-5 V	Power Supply	26	Bit 10				
16	R_S	Sampling Set	25	Bit 2				
17	R _C	Current Set	24	Bit 9				
18	ĒM	Enable MSBs	23	Bit 1	MSB			
19	A GND	Analog Ground	22	СВ	Converter Busy			
20	GND	Ground	21	BIT	Built-In-Test			

TABLE 9. RDC-19222 PINOUTS (44-PIN, +5 V ONLY)					
#	NAME	#	NAME		
1	EL	44	Bit 16 (LSB)		
2	+5 V	43	Bit 8		
3	A	42	Bit 15		
4	В	41	Bit 7		
5	ĪNH	40	Bit 14		
6	+REF	39	Bit 6		
7	-REF	38	Bit 13		
8	-VCO	37	Bit 5		
9	-VSUM	36	Bit 12		
10	VEL	35	Bit 4		
11	+C	34	Bit 11		
12	cos	33	Bit 3		
13	-C	32	Bit 10		
14	+S	31	Bit 2		
15	SIN	30	Bit 9		
16	-S	29	Bit 1 (MSB)		
17	-5 V	28	СВ		
18	RS	27	BIT		
19	RC	26	+5C (+5 V)		
20	EM	25	+CAP		
21	A GND	24	GND		
22	-5V (-5 V)	23	-CAP		

Notes:

- 1. When -5 V is applied to pin 1 (EL), Converter Busy (CB) becomes Zero index (ZI).
- 2. When using the built-in -5 V inverter: connect pin 2 to 26, pin 17 to 22, and a 10 μF/10 Vdc capacitor from pin 23 (negative terminal) to pin 25 (positive terminal). Connect a 47 μF/10 Vdc capacitor from -5 V to GND. The current drain from the +5 V supply doubles. No external -5 V supply is needed.




FIGURE 18. RDC-19220 (40-PIN DDIP) PLASTIC PACKAGE MECHANICAL OUTLINE





FIGURE 19. RDC-19220 (40-PIN DDIP) CERAMIC PACKAGE MECHANICAL OUTLINE



DIMENSIONS SHOWN ARE IN INCHES (MM)

FIGURE 20. RDC-19222 (44-PIN PLASTIC J-LEAD) MECHANICAL OUTLINE




FIGURE 21. RDC-19222 (44-PIN CERAMIC J-LEAD) MECHANICAL OUTLINE

TABLE 10. FRONT-END THIN-FILM RESISTOR NETWORKS (SEE FIGURE 22)									
DDC-4	DDC-49530/DDC-57470 RESISTOR VALUES (11.8 V INPUTS)								
SYMBOL	ABS VALUE (Ω)	TOL (%)	REL TO	REL VALUE (Ω)	TOL (%)	TCR(PPM)			
R1	70.8 k	0.1				25			
R2			R1	12 k	0.02	2			
R3			R4	12 k	0.02	2			
R4			R1	70.8 k	0.02	2			
R5			R1	70.8 k	0.02	2			
R6			R1	35.4 k	0.02	2			
R7			R6	6.9282 k	0.02	2			
R8			R6	5.0718 k	0.02	2			
R9			R11	5.0718 k	0.02	2			
R10			R11	6.9282 k	0.02	2			
R11			R1	70.8 k	0.02	2			
,	DDC-4959	0 RESIS	TOR VAL	JES (90 V	INPUTS	5)			
R1	270 k	0.1				25			
R2			R1	6 k	0.02	2			
R3			R4	6 k	0.02	2			
R4			R1	270 k	0.02	2			
R5			R1	270 k	0.02	2			
R6			R1	135 k	0.02	2			
R7			R6	3.4641 k	0.02	2			
R8			R6	2.5359 k	0.02	2			
R9			R11	2.5359 k	0.02	2			
R10			R11	3.4641 k	0.02	2			
R11			R1	270 k	0.02	2			




FIGURE 22. (DDC-49530, DDC-57470, DDC-49590) LAYOUTAND RESISTOR VALUES (SEE TABLE 10)




FIGURE 23A. 16-PIN THIN-FILM RESISTOR NETWORK MECHANICAL OUTLINE (DDC-49530, DDC-49590)





FIGURE 23B. 16-PIN SURFACE MOUNT THIN-FILM RESISTOR NETWORK MECHANICAL OUTLINE (DDC-57470)

ORDERING INFORMATION



- *10X not available.
- **Plastic for -20X and -3XX, ceramic for -1XX.

Notes:

1) DDC reserves the right to supply ceramic packages in place of plastic packages.

2) Consult factory for External Component Selection Software.

THIN-FILM RESISTOR NETWORKS: (Operating temperature range: -55 to +125°C)

DDC-49530 = 11.8 V input, DIP DDC-49590 = 90 V input, DIP

DDC-57470 = 11.8 V input, surface mount

The information in this data sheet is believed to be accurate; however, no responsibility is assumed by Data Device Corporation for its use, and no license or rights are granted by implication or otherwise in connection therewith. Specifications are subject to change without notice.



105 Wilbur Place, Bohemia, New York 11716-2482

For Technical Support - 1-800-DDC-5757 ext. 7389 or 7413

Headquarters - Tel: (516) 567-5600 ext. 7389 or 7413. Fax: (516) 567-7358

Northern New Jersey - Tel: (908) 687-0441, Fax: (908) 687-0470 Southeast - Tel: (703) 450-7900, Fax: (703) 450-6610

West Coast - Tel: (714) 895-9777, Fax: (714) 895-4988 Europe - Tel: +44-(0)1635-811140, Fax: +44-(0)1635-32264 Asia/Pacific - Tel: +81-(0)3-3814-7688, Fax: +81-(0)3-3814-7689

World Wide Web - http://www.ddc-web.com



PRINTED IN THE U.S.A. G-05/99-500