PHD48N22-7

#### DESCRIPTION

The PHD48N22-7 is an ultra fast Programmable High-speed Decoder featuring a 7.5ns maximum propagation delay. The architecture has been optimized using Philips Semiconductors state-of-the-art bipolar oxide isolation process coupled with titanium-tungsten fuses to achieve superior speed in any design.

The PHD48N22–7 is a two level logic element comprised of 36 fixed inputs, 73 AND gates, 10 outputs, and 12 bidirectional I/Os. This gives the device the ability to have as many as 48 inputs. Individual 3-State control of all outputs is also provided.

The device is field-programmable, enabling the user to quickly generate custom patterns using standard programming equipment. Proprietary designs can be protected by programming the security fuse.

The SLICE and SNAP software packages from Philips Components-Philips Semiconductors support easy design entry for the PHD48N22-7 as well as other PLD devices.

Order codes are listed below.


#### **FEATURES**

- Ideal for high speed system decoding
- Super high speed at 7.5ns tpD
- 36 dedicated inputs
- 22 outputs
  - 12 bidirectional I/O
  - 10 dedicated outputs
- Security fuse to prevent duplication of proprietary designs.
- Individual 3-State control of all outputs
- Field-programmable on industry standard programmers
- Available in 68-Pin Plastic Leaded Chip Carrier (PLCC)

#### **APPLICATIONS**

- High speed memory decoders
- High speed code detectors
- Random logic
- Peripheral selectors
- Machine state decoders

#### PIN CONFIGURATION



A = Plastic Leaded Chip Carrier


Pin	Function	Pin	Function
1	10	35	129
2	H	36	130
3	12	37	131
4	V <sub>CC3</sub>	38	V <sub>CC4</sub>
5	13	39	132
6	14	40	133
7	15	41	134
8	16	42	135
9	17	43	BO
10	18	44	B1
11	19	45	B2
12	110	46	83
13	111	47	84
14	GND5	48	GND6
15	GND1	49	GND2
16	112	50	B5
17	113	51	B6
18	114	52	B7
19	115	53	00
20	116	54	01
21	V <sub>CC2</sub>	55	V <sub>CC1</sub>
22	117	56	02
23	118	57	O3
24	119	58	04
25	120	59	O5
26	121 .	60	O6
27	122	61	07
28	123	62	08
29	124	63	O9
30	125	64	ORO
31	126	65	OR1
32	GND3	66	GND4
33	127	67	OR2
34	128	68	OR3

#### ORDERING INFORMATION

DESCRIPTION	ORDER CODE	DRAWING NUMBER
68-Pin Plastic Leaded Chip Carrier	PHD48N22-7A	0398E


PHD48N22-7

#### **LOGIC DIAGRAM**



PHD48N22-7

#### **FUNCTIONAL DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

		RAT			
SYMBOL	PARAMETER	MIN	MAX	UNIT	
Vcc	Supply voltage	-0.5	+7	V <sub>DC</sub>	
V <sub>IN</sub>	Input voltage	-0.5	+5.5	V <sub>DC</sub>	
V <sub>OUT</sub>	Output voltage		+5.5	V <sub>DC</sub>	
l <sub>IN</sub>	Input currents	-30	+30	mA	
l <sub>out</sub>	Output currents		+100	mA	
T <sub>amb</sub>	Operating temperature range	0	+75	°C	
T <sub>stg</sub>	Storage temperature range	-65	+150	°C	

#### **OPERATING RANGES**

		RAT	NGS	
SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	+4.75	+5.25	V <sub>DC</sub>
T <sub>amb</sub>	Operating free-air temperature	0	+75	°C

#### THERMAL RATINGS

TEMPERATU	RE
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

Stresses above those listed may cause malfunction or permanent damage to the device.
 This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not

PHD48N22-7

#### DC ELECTRICAL CHARACTERISTICS

 $0^{\circ}\text{C} \le \text{T}_{amb} \le +75^{\circ}\text{C}, 4.75 \le \text{V}_{CC} \le 5.25\text{V}$ 

				LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP1	MAX	UNIT	
Input volt	age <sup>2</sup>						
V <sub>IL</sub>	Low	V <sub>CC</sub> = MIN			0.8	V	
VIH	High	V <sub>CC</sub> = MAX	2.0			V	
V <sub>IC</sub>	Clamp	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18mA	1	-0.8	-1.5	V	
Output vo	Itage						
		V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>					
$V_{OL}$	Low	I <sub>OL</sub> = +24mA	i	1	0.5	V	
V <sub>OH</sub>	High	I <sub>OH</sub> = -3.2mA	2.4	1		V	
Input curr	ent						
		V <sub>CC</sub> = MAX					
In	Low	$V_{IN} = +0.40V$		-20	-250	μА	
l <sub>IH</sub>	High	$V_{1N} = +2.7V$		1	25	μА	
I <sub>I</sub>	High	V <sub>IN</sub> = V <sub>CC</sub> = V <sub>CC MAX</sub>		1	100	μА	
Output cu	rrent				·		
		V <sub>CC</sub> = MAX					
lozh	Output leakage <sup>3</sup>	V <sub>OUT</sub> = +2.7V		ł	100	μA	
loz <sub>L</sub>	Output leakage 3	V <sub>OUT</sub> = +0.40V	1		-100	μА	
los	Short circuit <sup>4</sup>	V <sub>OUT</sub> = +0V	-30	-60	-90	mA	
1 <sub>cc</sub>	V <sub>CC</sub> current	V <sub>CC</sub> = MAX			420	mA	
Capacitar	ce <sup>5</sup>		•	*	•	•	
		V <sub>CC</sub> = +5V					
CIN	Input	$V_{1N} = 2.0V @ f = 1MHz$		8	1	pF	
COUT	1/0	V <sub>OUT</sub> = 2.0V @ f = 1MHz		8		pF	

5. These parameters are not 100% tested, but are periodically sampled.

Typical limits are at  $V_{CC} = 5.0V$  and  $T_{amb} = +25^{\circ}C$ . These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

Leakage current for bidirectional pins is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> or I<sub>IH</sub> and I<sub>OZL</sub>.
 Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second.

PHD48N22-7

#### **AC ELECTRICAL CHARACTERISTICS**

 $0^{\circ}C \leq T_{amb} \leq +75^{\circ}C,~4.75 \leq V_{CC} \leq 5.25V,~R_1 = 200\Omega,~R_2 = 390\Omega$  Operating temerature at 200 CFM Minimum air flow.

SYMBOL			1	TEST	LIM	IITS	
	PARAMETER	FROM	то	CONDITIONS	MIN	MIN	UNIT
t <sub>PD1</sub> 1	Propagation delay through B/O outputs	(I, B, OR) ±	Output ±	C <sub>L</sub> = 50pF		7.5	ns
t <sub>PD2</sub> 1	Propagation delay through OR outputs	(I, B, OR) ±	Output ±	C <sub>L</sub> = 50pF		8.0	ns
toE <sup>2</sup>	Output Enable	(I, B, OR) ±	Output enable	C <sub>L</sub> = 50pF	ļ	10	ns
t <sub>OD</sub> 2	Output Disable	(I, B, OR) ±	Output disable	C <sub>L</sub> = 5pF		10	ns

#### NOTES:

1. tpD1, 2 are tested with switch S1 closed and CL = 50pF.

For 3-State output; output enable times are tested with C<sub>L</sub> = 50pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C<sub>L</sub> = 5pF. High-to-High impedance tests are made to an output voltage of V<sub>T</sub> = (V<sub>OH</sub> - 0.5V) with S<sub>1</sub> open, and Low-to-High impedance tests are made to the V<sub>T</sub> = (V<sub>OH</sub> - 0.5V) level with S<sub>1</sub> closed.

#### **VIRGIN STATE**


A factory shipped virgin device contains all fusible links intact, such that:

- 1. All outputs are disabled.
- 2. All p-terms are disabled in the AND array.


#### **TIMING DEFINITIONS**

SYMBOL	PARAMETER							
t <sub>PD1</sub>	Input to output propagation delay (through B/O outputs).							
t <sub>PD2</sub>	Input to output propagation delay (through OR outputs).							
t <sub>OD</sub>	Input to Output Disable (3-State) delay (Output Disable).							
t <sub>OE</sub>	Input to Output Enable delay (Output Enable).							


#### TIMING DIAGRAM




PHD48N22-7



#### **AC TEST LOAD CIRCUIT**



#### **VOLTAGE WAVEFORMS**



PHD48N22-7

#### LOGIC PROGRAMMING

The PHD48N22–7 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Philips Semiconductors SNAP design software package. ABEL™ and CUPL™ 90 design software packages also support the architecture.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.


PHD48N22–7 logic designs can also be generated using the program table entry format, which is detailed on the following pages. This program table entry format is supported by SNAP only.


To implement the desired logic functions, each logic variable (I, B, P and D) from the logic equations is assigned a symbol. TRUE (High), COMPLEMENT (Low), DON'T CARE and INACTIVE symbols are defined below.


### PROGRAMMING/SOFTWARE SUPPORT


Refer to Section 9 (Development Software) and Section 10 (Third-Party Programmer/ Software Support) of this data handbook for additional information.

"AND" ARRAY - (I, B)










#### NOTE:

1. This is the initial state.

PHD48N22-7


#### **PROGRAM TABLE**



#### PROGRAM TABLE (Continued)

1 T	1	OGRAM TABLE (Continued) OUTPUTS																				
E R	H					0					T	PU	113		В		_		Т		OR	
	9	8	7	6	5	14	3	2	1	0	7	6	5	4		2	1	10	3	1 2	Ti	0
0	Ł	X	X	X	$\mathbb{R}$	R	7	R	$\mathbb{R}$	$\mathbb{R}$	$\mathcal{X}$	$\mathbb{Z}$	$\mathcal{X}$	$\mathbb{Z}$	$\mathbb{Z}$	$\mathcal{F}$	$\mathbb{Z}$	$\mathbb{Z}$	10		$\mathcal{F}$	$\mathbb{Z}$
2	12	Ź	1	1	Ź	Ź	12	Ź	Ł	Ł	L	Ł	1	Ł	Ł	Ł	Ł	K	14		K	K
4	K	K	X	X	K	X	X	K	K	K	X	K	7	X	*	X	*	*	1		R	$\mathbb{Z}$
5	K	\$	Ź	Ź	\$	Ź	Ź	Ź	Þ	1/2	\$	Ź	Z	Z	Z	$\checkmark$	Z	ľ	14		Ł	Z
7	K	K	K	X	K	K	K	K	K	X	X	K	X	X	7	X	X	X	14	K	*	*
8	$\mathbf{Z}$	$\mathbb{Z}$	$\not$	1	1	1	$\not \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$	Z	$\not \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$	1	1/2	Ź	Ź	Ž	1	⊅	1/2	Ź	Ź	10		Z
9 10	K	K	K	K	K	K	K	K	K	K	X	K	X	X	K	X	X	X	X	1		*
11	$\mathbf{E}$	1	$\mathbb{Z}$	$\mathcal{Z}$	1	$\mathbb{Z}$	12	1	1	12	1	$\not \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$	1	1	1	1/2	Ź	Ź	\$	14	$\overline{}$	1
12	K	Ł	K	Ł	K	K	K	K	K	K	K	K	K	K	X	X	K	K	X	14	K	X
14	K	K	$\mathbb{R}$	$\mathcal{L}$	7	Z	K	Z	K	Z	$\mathbb{Z}$	7	7	1	7	1	1	Ź	1	1	Ź	Z
16	Z	Z	$\mathbb{Z}$	Ł	Ł	Ł	K	Ł	Ł	K	Ł	Ł	K	K	K	K	K	K	K	1	16	1
17 18	K	*	*	12	K	R	Z	K	K	7	$\mathbb{Z}$	7	7	1	1	1	1	1	1	1	1	Z
19	Þ	Ź	Ź	Ź	Ł	Ł	K	Ł	Ł	Ł	K	K	K	K	K	K	K	K	K	K	A	15
20 21	K	K	K	K	K	K	K	K	K	K	1	1	12	7	7	7	R	7	1	Z	1	K
22	$\not \sim$	$\not \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$	$\not \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$	Þ	$\not$	12	Þ		Z	Þ	1/2	Z	Ľ	K	$\checkmark$	K	Ł	Ł	Ł	$\checkmark$	A	ď
23 24	K	K	K	K	K	K	K	K	K	K	K	K	K	1	7	17	1	7	R	1	A	1
25	1	Þ	Þ	Þ	Þ	$\not \sim$	$\not \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$	Þ	K	Þ	K	Z	K	Z	$\not\perp$	$\not$	$\not$	$\not$	Ł	Ł	Ł	A
26 27	K	K	K	K	K	K	K	K	K	K	K	K	K	K	K	X	K	K	$\mathcal{X}$	K	R	A
28 29	$\mathbb{Z}$	Z	1	1	$\mathbb{Z}$	$\triangleright$	1	Z	Z	Z	$\mathbb{Z}$	$\triangleright$	1/2	Ź	Ź	Ź	Ź	Ź	1	Ź	Ź	1.
30	K	K	K	K	K	K	K	K	K	K	K	K	K	K	K	X	K	K	K	K	1	A
31	Z	Z	1	1	Z	Ż	Z	Ż	Ż	Z	$\mathbf{z}$	Ź	$\not \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$	Ź	1	$\not \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$	Ź	Z	Ź	Ź	Ź	] A
32 33	ť	K	K	K	K	K	K	K	K	K	K	K	K	K	K	K	K	K	X	k	K	A
34	K	12	7	12	Z	k	Z	Z	1	Ż	Z	2	Þ	Ź	Ź	Þ	Ź	$\not \!$	1	Ź	Ź	1 a i
35 36	K	K	K	K	K	K	K	K	K	K	K	K	K	K	K	K	$\prec$	K	K	K	K	A
37 38	D	K	K	K	Z	Z	Z	Z	Z	Z	12	Z	Ż	$\mathbb{Z}$	$\not\vdash$	$\not \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$	Ź	Ź	$\not \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$	Z	Ź	Ż
39	Ź	D	Z	Ł	K	K	6	6	K	K	K	K	K	K	K	K	K	K	K	1	K	X
40	K	14	6	K	K	K	K	K	Z	K	Z	Z	Z	Z	2	$\mathbb{Z}$	Ż	$\mathbb{Z}$	$\mathbb{Z}$	$\not \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$	$\mathbb{Z}$	
42	K	Ź	A	Z	Z	Ź	2	Z	2		K	6	K	K	K	K	K	K	Ł	K	K	K
43 44	K	K	K	D	K	K	K	K	K	K	K	K	K	K	K	K	Z	K	Z	Z	$\mathbb{Z}$	
45	$\mathbb{Z}$	Z	Ź	Ź	D	Ź	Z	2	Z	Ź	Ź		1	Z	K	K		K	t	K	K	H
46 47	K	K	K	K	A	6	K	K	K	K	K	K	K	K	K	K	K	Z	Z	Z	K	
48	Z	Ż	Z	Ż	Ź	Ā	Z	Ź,	Z	Ź	$\mathbb{Z}$	Z	Ź	Z	Z	Z	Z	Ź	Ł	E	Ł	$\triangleright$
49 50	b	K	K	K	K	K	D	K	K	K	K	K	K	K	K	K	K	K	K	K	K	Z
51	Z	Z	Z	Z	$\mathbb{Z}$	Z	Ż	D	Ź,	Ż	Z	Z	Ż	Ź	Ź	Ź	$\geq$	Z	Z	Z	Z	
52 53	b	K	K	K	K	K	1	A	6	6	K	K	K	K	K	K	K	K	K	K	K	H
54	K	K	K	Z	Z	Z	Z	Z	A	Z	Z	Z	Ź	Ź	$\triangleright$	Z	Ź	Ź	Ź	$\triangleright$	Ź	Ø
55 56	K	6	b	b	K	6	6	6	5	D	K	6	K	K	K	K	K	K	K	K	K	H
57 58	K	K	K	K	K	K	Z	Z	Z	Z	D	Z,	Ź	Ź	z	Ź	Ź	Ź	Ź	Ź	Z	
59	Þ	b	b	b	b	B	S	S	6	6	<b>A</b>	6	K	K	K	K	K	K	K	K	K	H
60	K	K	K	Z	Z	K	Z	Z	Z	Z	Z	Ă,	Ź	Ź	Z	Ź	Ź	Ź,	Ź	Ź	Ź	Ø
61 62	b		b	6		B	K			K	K	6	D	K	K	К	6	K	K	K	K	H
63 64	K	K	1	K	Z	Z	Z	Z	Z	Z	Ż	Z	Z	D	Ź	Ź	Ź,	Ź	Ź	Ź	Ź.	Ø
65	Ź	Ź	2	É				$\leq$	$\leq$			6	K	۸	6	K	6	K	K	K	K	A
66 67	K	K	K	K	K	Z	4	Z	Z	Z	Z	Z	Z	Z	Ă	Ż	Z	Z	Z	Ź,	Z	
68	Z	Ź	Ź	Ź	Ź		$\leq$	$\supseteq$	$\leq$	$\leq$		$\leq$	6	b		D	b	6	K	6	6	H
69 70	K	K	K	K	K	4	4	4	Z	Z	<	4	K	Z	K	Z	D	Z	Z	Z	Z	Ø
71	$\mathbb{Z}$	Z	2	Ź	$\geq$	$\geq$	$\angle$	$\angle$	$\leq$	$\leq$		$\leq$	6	b	6	5	A	V۵	K	K	K	H
72 PIN	S	62	61	\s	4	4	57	4	Į	Z	52	Į.	Ž	Z	Z	Z	Ż	A	Z	Ż	Ż	Ø
VARIABLE 3	3	ve	VI	3	35	8	31	<i>y</i> 0	5	3	5∠	31	30	4/	46	45	44	43	58	67	65	64

#### TYPICAL SYSTEM APPLICATION



PHD48N22-7

#### **SNAP RESOURCE SUMMARY DESIGNATIONS**

