

HN27C101P/FP Series

T-46-13-25

131072-word x 8-bit CMOS One Time Electrically Programmable ROM

The HN27C101P Series are 131072-word x 8-bit one time electrically programmable ROM. Initially, all bits of the HN27C101P/FP series are in the "1" state (output high).


Data is introduced by selectively programming "0" into the desired bit locations. This device is packaged in 32 pin plastic package, therefore, this device cannot be rewritten and erased.

Features


- High speed
Access time 200/250 ns (max.)
- Low power dissipation
Active mode 50 mW/MHz (typ.)
Standby mode 5 μW (typ.)
- Single power supply +5 V ± 5%
- Fast High-Reliability program mode and Fast High-Reliability page program mode
Program voltage: +12.5V DC
Fast High-Reliability programming available
- Static No clocks required
- Inputs and outputs TTL compatible during both read and program modes

Ordering Information

Type No.	Access time	Package
HN27C101P-20	200ns	600 mil 32 pin Plastic DIP
HN27C101P-25	250ns	Plastic DIP
HN27C101FP-20	200ns	32 pin Plastic SOP
HN27C101FP-25	250ns	Plastic SOP



Pin Arrangement




Pin Description

Pin name	Function
A0 – A16	Address
I/O0 – I/O7	Input/Output
CE	Chip enable
OE	Output enable
VCC	Power supply
Vpp	Programming power supply
Vss	Ground
PGM	Programming enable
NC	No connection



Block Diagram

T-46-13-25



Mode Selection

Mode	CE (22)	OE (24)	PGM (31)	VPP (1)	VCC (32)	I/O (13 - 15, 17 - 21)
Read	VIL	VIL	VIH	VCC	VCC	Dout
Output Disable	VIL	VIH	VIH	VCC	VCC	High Z
Standby	VIH	X	X	VCC	VCC	High Z
Program	VIL	VIH	VIL	VPP	VCC	Din
Program Verify	VIL	VIL	VIH	VPP	VCC	Dout
Page Data Latch	VIH	VIL	VIH	VPP	VCC	Din
Page Program	VIH	VIH	VIL	VPP	VCC	High Z
Program Inhibit	VIL	VIL	VIL	VPP	VCC	High Z
	VIL	VIH	VIH			
	VIH	VIL	VIL			
	VIH	VIH	VIH			

Note) 1. X: Don't care.

Absolute Maximum Ratings

Item	Symbol	Value	Unit
All input and output voltages*1	Vin, Vout	-0.6**2 to +7.0	V
Vpp voltage*1	VPP	-0.6 to +13.0	V
VCC voltage*1	VCC	-0.6 to +7.0	V
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +80	°C

Notes) *1. With respect to VSS
 *2. -1.0 V for pulse width ≤ 50 ns



Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300


1223



Fast High-Reliability Programming

T-46-13-25

This device can be applied the Fast High-Reliability Programming algorithm shown in following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



DC Programming Characteristics (Ta = 25°C ± 5°C, VCC = 6V ± 0.25V, Vpp = 12.5 V ± 0.3V)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input Leakage Current	I _{LI}	-	-	2	μA	V _{in} = 6.25V/0.45V
Output Low Voltage during Verify	V _{OL}	-	-	0.45	V	I _{OL} = 2.1mA
Output High Voltage during Verify	V _{OH}	2.4	-	-	V	I _{OH} = -400μA
VCC Current (Active)	I _{CC}	-	-	30	mA	
Input Low Level	V _{IL}	-0.1*5	-	0.8	V	
Input High Level	V _{IH}	2.2	-	VCC+0.5*6	V	
Vpp Supply Current	I _{pp}	-	-	40	mA	CE = PGM = V _{IL}

- Notes) *1. VCC must be applied before Vpp and removed after Vpp.
 *2. Vpp must not exceed 13V including overshoot.
 *3. An influence may be had upon device reliability if the device is installed or removed while Vpp=12.5V.
 *4. Do not alter Vpp either V_{IL} to 12.5V or 12.5V to V_{IL} when CE = Low.
 *5. -0.6V for pulse width ≤ 20ns.
 *6. If V_{IH} is over the specified maximum value, programming operation cannot be guaranteed.



HN27C101P/FP Series

AC Programming Characteristics
 (Ta = 25°C ± 5°C, VCC = 6V ± 0.25V, VPP = 12.5V ± 0.3V)


T-46-13-25

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Address Setup Time	tAS	2	—	—	μs	
OE Setup Time	tOES	2	—	—	μs	
Data Setup Time	tDS	2	—	—	μs	
Address Hold Time	tAH	0	—	—	μs	
Data Hold Time	tDH	2	—	—	μs	
OE to Output Float Delay	tDF*1	0	—	130	ns	
Vpp Setup Time	tVPS	2	—	—	μs	
VCC Setup Time	tVCS	2	—	—	μs	
PGM Pulse Width during Initial Programming	tPW	0.19	0.2	0.21	ms	
PGM Pulse Width during Over Programming	tOPW*2	0.19	—	5.25	ms	
CE Setup Time	tCES	2	—	—	μs	
Data Valid from OE	tOE	0	—	150	ns	

Notes) *1. tDF is defined as the time at which the output achieves the open circuit condition and data is no longer driven.
 *2. Refer to the programming flowchart for tOPW.

Switching Characteristics


Input Pulse Levels: 0.45V to 2.4V
 Input Rise and Fall Time: ≤ 20ns
 Reference Levels for Measurement: Inputs; 0.8V and 2.0V
 Timing: Outputs; 0.8V and 2.0V



Fast High-Reliability Page Programming

This device can be applied the Fast High-Reliability Page Programming algorithm shown in following flowchart.

This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



DC Programming Characteristics (Ta = 25°C ± 5°C, VCC = 6V ± 0.25V, Vpp = 12.5V ± 0.3V)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input Leakage Current	I _{LI}	—	—	2	μA	V _{in} = 6.25V/0.45V
Output Low Voltage during Verify	V _{OL}	—	—	0.45	V	I _{OL} = 2.1mA
Output High Voltage during Verify	V _{OH}	2.4	—	—	V	I _{OH} = -400μA
V _{CC} Current (Active)	I _{CC}	—	—	30	mA	
Input Low Level	V _{IL}	-0.1*5	—	0.8	V	
Input High Level	V _{IH}	2.2	—	V _{CC} +0.5*6	V	
V _{pp} Supply Current	I _{pp}	—	—	50	mA	CE = OE = V _{IH} , PGM = V _{IL}

- Notes) *1. V_{CC} must be applied before V_{pp} and removed after V_{pp}.
 *2. V_{pp} must not exceed 13V including overshoot.
 *3. An influence may be had upon device reliability if the device is installed or removed while V_{pp}=12.5V.
 *4. Do not alter V_{pp} either V_{IL} to 12.5V or 12.5V to V_{IL} when CE=Low.
 *5. -0.6V for pulse width ≤ 20ns
 *6. If V_{IH} is over the specified maximum value, programming operation cannot be guaranteed.



HN27C101P/FP Series

AC Programming Characteristics

($T_a = 25^\circ\text{C} \pm 5^\circ\text{C}$, $V_{CC} = 6V \pm 0.25V$, $V_{PP} = 12.5V \pm 0.3V$)


T-46-13-25

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Address Setup Time	t_{AS}	2	—	—	μs	
OE Setup Time	t_{OES}	2	—	—	μs	
Data Setup Time	t_{DS}	2	—	—	μs	
Address Hold Time	t_{AH}	0	—	—	μs	
	t_{AHL}	2	—	—	μs	
Data Hold Time	t_{DH}	2	—	—	μs	
OE to Output Float Delay	t_{DF}^{*1}	0	—	130	ns	
V_{PP} Setup Time	t_{VPS}	2	—	—	μs	
V_{CC} Setup Time	t_{VCS}	2	—	—	μs	
PGM Pulse Width during Initial Programming	t_{PW}	0.19	0.20	0.21	ms	
PGM Pulse Width during Over Programming	t_{OPW}^{*2}	0.19	—	5.25	ms	
CE Setup Time	t_{CES}	2	—	—	μs	
Data Valid from OE	t_{OE}	0	—	150	ns	
OE Pulse Width during Data Latch	t_{LW}	1	—	—	μs	
PGM Setup Time	t_{PGMS}	2	—	—	μs	
CE Hold Time	t_{CEH}	2	—	—	μs	
OE Hold Time	t_{OEH}	2	—	—	μs	

Notes) *1. t_{DF} is defined as the time at which the output achieves the open circuit condition and data is no longer driven.
 *2. Refer to the programming flowchart for t_{OPW} .

Switching Characteristics

Test Condition Input Pulse Levels: 0.45V to 2.4V
 Input Rise and Fall Time: $\leq 20\text{ns}$
 Reference Levels for Measuring Timing: Inputs; 0.8V and 2.0V
 Outputs; 0.8V and 2.0V



Recommended Screening Conditions

Before mounting, please make the screening (baking without bias) shown in the right.

