

an Intel company

General Description

The GD16522 is a high performance monolithic integrated multi-rate *Clock and Data Recovery* (CDR) device applicable for optical communication systems including:

- SDH STM-16 / 4 / 1
- SONET OC-48 / 12 / 3
- Gigabit Ethernet

The GD16522 features:

- Limiting input amplifier.
- Analogue peak level detection circuit.
- Digital Loss Of Signal (LOS) monitor circuit with four selectable threshold settings.
- Consecutive Identical Binary Digit alarm output.

The device also features an additional high-speed data input for serial loop-back diagnostic tests.


The CDR contains all circuits needed for reliable acquisition and lock of the VCO phase to the incoming data-stream.

The electrical input sensitivity is better than 8 mV (BER $< 10^{-10}$).

The device exceeds all ITU-T and Bellcore IEEE jitter requirements when used with the recommended loop filter (jitter tolerance, -transfer and -generation).

The output clock (2.488 GHz when STM-16 data input is selected) is maintained within 500 ppm tolerance of the reference frequency in the absence of data.

The GD16522 is available in 48 lead 7×7 mm TQFP power enhanced plastic package.



2.5 Gbit/s Clock and Data Recovery GD16522

Features

- Exceeds ITU-T and Bellcore requirements of Jitter Transfer, Generation and Tolerance.
- Integrated Limiting Amplifier.
- Digital LOS monitor and alarm output.
- Bit Consecutive Detect Output.
- Multi-rate data input.
- Differential CML data input with internal 50 Ω load termination.
- Control inputs are LVTTL.
- Reference clock selectable: – 155.52 MHz – 38.88 MHz
- Single supply operation: +3.3 V.
- High-speed serial loop-back input.
- Output signal shutdown input.
- Available in 48 pin TQFP package (7 × 7 mm).

Applications

- Clock and Data Recovery for optical communication systems including:
 - SDH STM-16 / 4 / 1
 - SONET OC-48 / 12 / 3
 Sinchit Ethomat
 - Gigabit Ethernet

Functional Details

The main application of the GD16522 is as a receiver for optical communication systems:

- SDH STM-16 / 4 / 1
- SONET OC-48 / 12 / 3
- Gigabit Ethernet

The GD16522 integrates:

- a Limiting Amplifier
- a Digital LOS Alarm
- a Continuous Bit Detector
- Serial loop-back input
- a Voltage Controlled Oscillator (VCO)
- a Lock Detect Circuit
- a Frequency Detector (PFD)
- a Bang-Bang Phase Detector into a *Phase Locked Loop* (PLL) - based

into a *Phase Locked Loop* (PLL) - based multi-rate clock and data recovery circuit with differential CML data and clock outputs.

vco

The VCO is a low noise LC-type differential oscillator with a tuning range from 2.4 to 2.6 GHz. Tuning is done by applying a voltage to the VCTL pin.

Lock Detect Circuit

The internal lock detect circuit continuously monitors the difference between the reference clock and the divided VCO clock. If the reference clock and the divided VCO frequency differ by more than 500 ppm, it switches the PFD into the PLL in order to pull the VCO back inside the lock-in range. This mode is called **the acquisition mode.**

The PFD is used to ensure predictable lock up conditions for the GD16522 by locking the VCO to an external reference clock source. It is only used during acquisition and pulls the VCO into the lock-in range where the Bang-Bang phase detector is capable of acquiring lock. The PFD is made with digital set/reset cells giving it a true phase and frequency characteristic.

Once the VCO is inside the lock-range the lock-detection circuit switches the Bang-Bang phase detector into the PLL in order to lock to the data signal. This mode is called **CDR mode**.

If the divided VCO frequency differs from the reference frequency by ± 500 ppm, i.e. due to data loss, the internal lock detect circuit will give a stable output clock during a loss of data condition.

The reference clock to the PFD is at 1/64 of the STM16 / OC-48 data rate. By

using REF_SEL pin the reference clock input (RCIP/N) can be chosen to use a 155.52 MHz or 38.88 MHz differential PECL reference clock. The reference clock frequency is independent of the chosen data rate.

The BC_DET Signal

An internal circuit monitors input data transitions and gives a BC_DET output signal which is asserted if more than 256 consecutive identical bits, 0s or 1s, are detected.

BC_DET will be de-asserted only after approximately 16 bit transitions are detected within a time period proportional to the selected data rate (50 ns at STM 16 / OC-48).

Bang-Bang Phase Detector

The Bang-Bang phase detector is used in CDR mode as a true digital type detector, producing a binary output. It samples the incoming data twice each bit period: once in the transition of the (previous) bit period and once in the middle of the bit period. When a transition occurs between 2 consecutive bits - the value of the sample in the transition between the bits will show whether the VCO clock leads or lags the data. Hence the PLL is controlled by the bit transition point, thereby ensuring that data is sampled in the middle of the eye, once the system is in CDR mode. The external loop filter components control the characteristics of the PLL.

The binary output of either the PFD or the Bang-Bang phase detector (depending of the mode of the lock-detection circuit) is passed to a charge pump which can sink or source current or tristate. The output of the charge pump is filtered by the external loop filter and controls the tuning voltage of the VCO.

As a result of the continuous monitoring of the lock-detect circuit, the VCO frequency never deviates more than 500 ppm from the reference clock before the PLL is considered to be 'Out of Lock'. Hence the acquisition time is predictable and short and the output clock (SCOP/N) is always kept within the 500 ppm limits, ensuring safe clocking of downstream circuitry.

The LOCK_DET Signal

The LOCK_DET signal is a status output, which monitors the status of the internal lock detect circuit of the GD16522 CDR logic and the output of the BC_DET circuit.

LOCK_DET is asserted (set HIGH) if the VCO frequency differs from the reference frequency by ±500 ppm. This ' out of lock' condition is detected by the internal Lock Detect circuit described previously. LOCK_DET is also asserted in the case of the absence of data, which is detected by the BC_DET circuit within the reaction time of the internal PLL lock detect system.

If data is absent, the divided VCO frequency will drift away from the reference frequency until they differ by ±500 ppm. The internal Lock Detect logic will alternate between CDR and acquisition mode until data returns, enabling the GD16522 to acquire lock and function in CDR mode.

The LOCK_DET signal, however, will remain asserted until BC_DET is de- asserted and the internal lock detect circuit is operating in CDR mode.

The CDR circuitry of the GD16522 has been fine-tuned to provide an accurate stable clock output from the VCO when data is present. Due to the precise nature of the internal VCO, when data is absent the clock output frequency will drift slowly from the recovered clock frequency until an out of lock condition is detected. The time taken for the GD16522 to go 'out of lock' in the absence of data will typically be at least 3 ms, unless an external circuit is used to pull the VCO frequency away from the reference frequency.

When loss of data is detected, i.e. BC_DET is asserted, or the divided VCO frequency differs from the reference frequency by \pm 500 ppm, LOCK_DET is asserted and the internal lock detect circuit switches to acquisition mode. This will give a stable output clock during a loss of data condition.

When BC_DET is de-asserted and the divided VCO frequency is within 500 ppm of the reference frequency, LOCK_DET will be de-asserted within 500 μ s, independent of selected data rate.

A bonding option is available which enables the LOCK_DET output to monitor the status of the LOS_DET circuit in addition to the internal lock and BC DET.

LOS_DET

The Loss Of Signal DETection (LOS_DET) alarm output is low during normal operation.

The LOS_DET signal is the output from a digital Bit Error Flag (BEF) circuit which monitors the number of false bit transitions in the data signal. A internal flag is raised if the number of false transitions is above a predefined level, i.e. if the Bit Error Rate (BER) is above a predefined level.

This has been realised with a counter counting the false bit transitions. If this counter runs out within a time period the BEF flag is set. The length of the counter may be set by external select signals (SBER0 and SBER1). The time period that the false errors are counted within is 64kbits corresponding to 26 μ s at STM 16 / OC-48 data rate. The length of the counter may be set to detect bit error rates of 0.5E-3, 1E-3, 2E-3 or 4E-3.

The input to the BEF circuit is derived from Bang-Bang detector sample data. As discussed above, the Bang-Bang detector samples the incoming data twice each bit period, once at the transition and once in the middle of the eye. If the value of the samples in the middle of the eye for two consecutive bits is equal but the value of the transition sample is different then a bit error has occurred.

As the BEF system detects false bit transitions between two consecutive bits, only bit errors due to high frequency noise are detected. Therefore there will not be a 1:1 correlation between the actual BER of the signal and the number of errors detected by the BEF system. The actual bit error rate is however correlated to the number of errors detected in the BEF system. This means that by choosing the appropriate counter length, it will be possible for the BEF system to set the BEF flag at a user selectable bit error rate.

Once the LOS_DET signal has been asserted, it will be de-asserted only when the BER is less than $\frac{1}{4}$ of the set rate for a period which is proportional to the selected data rate. (at least 125 μ s at STM16 / OC-48).

Peak Level Monitor

An integrated analogue peak level detector circuit continuously monitors the input data voltage swing.

The output from this circuit is conditioned and is available as an analogue output signal at the MON pin.

Output Disable

It is possible to set the data (SDOP/N) outputs of the GD16522 to a defined logic level by using the shutdown input pins (SDOWN_L and SDOWN_G).

If both shutdown pins are connected to VEE they have no effect on the data outputs.

By setting SDOWN_L to VCC the data outputs will be latched to give a fixed logic 1 output if LOCK_DET is asserted. By setting SDOWN_G to VCC the data outputs will be latched to give a fixed logic 1 output regardless of the state of LOCK_DET and of the setting of SDOWN_L.

The Shutdown pins have no effect on the clock (SCOP/N) outputs.

Data Inputs

Limiting Amplifier

The limiting input amplifier is a high performance input data signal conditioning buffer with sensitivity better than 8 mV. Data input is CML.

The inputs may be either AC or DC coupled. In both cases input termination is made through pins DIREF / DIREFN. If the inputs are AC coupled the amplifier features an internal offset cancelling DC feedback. Notice that the offset cancellation will only work when the input is AC-coupled as shown in the Figures on page 4.

The limiting amplifier inputs are operational when the SD_SEL input is connected to a logic high (VCC).

Alternatively, the high-speed serial loopback input can be selected by connecting SD_SEL to a logic low (VEE) to allow loop-back diagnostic testing of the system.

DEC_ADJ

The DEC_ADJ input can be used to compensate for input data with a non-symmetric duty cycle, allowing control over the DC bias level of the limiting amplifier output. The DC bias point can be steered up or down by an external potentiometer. By this means the optimum data sampling point of the Bang-Bang phase detector can be achieved for duty cycles of 30% to 70%. If the DEC_ADJ pin is unconnected the DC bias will default to an internally set level optimised for input data with a 50% duty cycle.

Peak Level Monitor (MON and MON_REF)

The MON and MON_REF pins can be used to indicate the peak level of input

data. An output voltage is available at the MON pin, which is proportional to the peak level of the input signal. MON_REF is an internally generated fixed reference voltage. The difference between the value obtained at the MON pin and the value of MON_REF indicates the peak input data signal level.


Application data pertaining to use of MON, MON_REF and DEC_ADJ is available from GIGAs Application Department.

Outputs

Following the CDR block the re-timed data is output together with the recovered clock. The data and clock outputs are differential CML with on-chip 50Ω back termination. The output clock frequency is related to the selected data input rate and data output rate (i.e. 2.488 GHz when 2.488 Gbit/s selected; 1.244 GHz when 1.244 Gbit/s selected; 622 MHz when 622 Gbit/s selected; 155 MHz when 155 Gbit/s selected). The outputs can externally be either AC- or DC- coupled.

Package

The GD16522 is provided in 48 lead power enhanced TQFP with heat slug on bottom surface which is VEE potential.








Figure 4. DC Coupled Outputs





Description: Mnemonic: Pin no.: Pin Type: SDIP, SDIN Differential AC or DC coupled (2.5 Gbit/s, 1.25 Gbit/s, 655 Mbit/s 8.6 CML IN or 155 Mbit/s) Data input. DIREF, DIREFN Termination Termination for SDIP and SDIN. Normally terminated with 50 Ω 9, 5 through 47 nF. For DC connected inputs connect to reference voltage via 50 Ω. 11, 10 CML IN SLBIP, SLBIN Differential Loop-Back Data inputs. CML OUT Data output, differential (2.5 Gbit/s, 1.25 Gbit/s, 655 Mbit/s or SDOP, SDON 28.29 155 Mbit/s), with internal 50 Ω back termination. SCOP, SCON 31, 32 CML OUT Clock output, differential (2.5 Gbit/s, 1.25 Gbit/s, 655 Mbit/s or 155 Mbit/s), with internal 50 Ω back termination. RCIP, RCIN PECL IN Differential 155.52 MHz or 38.88 MHz reference clock input. 17, 18 ANL IN DEC ADJ 1 Decision level adjust. VCTL 45 ANL IN VCO voltage control input. MON 48 ANL OUT Input data level monitor output. MON REF 47 ANL OUT Data level monitor reference voltage. PCTL 41 ANL OUT Charge pump control. REF SEL 20 LVTTL IN Reference CLK Frequency Select. 0 155.52 MHz 1 38.88 MHz Clock and Data recovery set-up. CDR_SEL 15 LVTTL IN Auto lock, 500 ppm. 0 1 Manual Phase Freq. detector PFC. Multi-rate Data input select. BRS0, BRS1 39,40 LVTTL IN BRS0 BRS1 Input 0 0 1.25 Gbit/s 0 155 Mbit/s 1 1 0 622 Mbit/s 2.5 Gbit/s 1 1 SBER0, SBER1 25, 26 LVTTL IN BER select inputs. SBER0 SBER1 0.5×10^{-3} 0 0 1 × 10⁻³ 0 1 2 × 10⁻³ 1 0 4 × 10⁻³ 1 1 SDOWN L output disable select pin 1. Outputs set to logic 1 SDOWN L 22 LVTTL IN (SDOP=1 SDON=0) when pin set to VCC and LOCK DET is asserted. SDOWN G 21 LVTTL IN SDOWN_G output disable select pin 2. Outputs set to logic 1 (SDOP=1 SDON=0) when pin set to VCC. TCK 38 LVPECL IN Leave open for normal operation. Only used at DC test. SD_SEL 13 LVTTL IN Data input Loop-Back or Limiting amplifier select 0 Loop-Back inputs 1 Limiting Amplifier inputs SELTCK 36 LVTTL IN Test-clock select. Connect to VCC for normal operation. Only used for test purposes. 14 PCMOS OUT Valid data loss alarm output. Asserted when the divided VCO fre-LOCK_DET quency deviates more than 500 ppm from reference frequency, or BC_DET asserted(, or LOS_DET asserted (- bonding option)). LOS_DET PCMOS OUT Loss Of Signal alarm output. 35 PCMOS OUT BC DET 23 Bit consecutive detect output. VEE 16, 27, 33 PWR Negative supply voltage. VEEL PWR 4,7 Negative supply for Limiting Amplifier.

Mnemonic:	Pin no.:	Pin Type:	Description:	
VEEP	42	PWR	Negative supply for Charge Pump.	
VEEV	44	PWR	Negative supply for VCO.	
VCC	12, 19, 24, 34, 37	PWR	Positive supply voltage.	
VCCL	2, 3	PWR	Positive supply for Limiting Amplifier.	
VCCO	30	PWR	Positive supply for Output Buffers.	
VCCP	43	PWR	Positive supply for Charge Pump.	
VCCV	46	PWR	Positive supply for VCO.	

Pin Outline




Figure 6. Pin Outline, 48 pin TQFP. Top View.

Maximum Ratings

These are the limits beyond which the component may be damaged. All voltages in the table are referred to V_{EE} . All currents in the table are defined positive out of the pin.

Symbol:	Characteristic:	Conditions:	MIN.:	TYP.:	MAX.:	UNIT:
V _{cc}	Power supply		-0.5		6	V
I _o CML	CML output current		-15		15	mA
V	Applied voltage (all inputs)		-0.5		V _{cc} +0.5	V
Vo	Applied voltage (all outputs)		-0.5		6.0	V
V _{IO} ESD,CML	Static Discharge Voltage	Note 1	500			V
I _O PCMOS	PCMOS output source current		-250		250	μA
I _O PCMOS	PCMOS output sink current		-250		250	μA
I _O CHAP, LCAP	Charge pump output current		-250		250	μA
To	Operating temperature	Case	-40		+110	°C
Ts	Storage temperature		-65		+125	°C

Note 1: Human body model (100 pF, 1500 Ω) MIL 883 std.

DC Characteristics

 T_{CASE} = -40 °C to +85 °C. Appropriate heat sink may be required. Device is DC tested in the temperature range 0 °C to 85 °C. Specifications from -40 °C to 0 °C are guaranteed by design and evaluated during the engineering test. V_{CC} = 2.97 V to 3.6 V.

All voltages in the table are referred to V_{EE} .

All input signal and power currents in the table are defined positive into the pin.

All output signal currents are defined positive out of the pin.

Symbol:	Characteristic:	Conditions:	MIN.:	TYP.:	MAX.:	UNIT:
V _{cc}	Supply voltage		+2.97	+3.3	+3.6	V
I _{cc}	Supply current				238	mA
P _{DISS}	Power dissipation	Note 1		800	860	mW
V _{IH} PECL	PECL-input HI voltage		V _{cc} -1.17		V _{cc} -0.87	V
V _{IL} PECL	PECL-input LO voltage		V _{cc} -2.01		V _{cc} -1.47	V
I _I PECL	PECL-input current	V_{IH} MAX to V_{IL} MIN	-25		+150	μA
V _{IH} LVTTL	LVTTL-input HI Voltage		2.0		V _{cc}	V
V _{IL} LVTTL	LVTTL-input LO Voltage		0.0		0.8	V
I _{IH} LVTTL	LVTTL-input HI Current				50	μA
I _{IL} LVTTL	LVTTL-input LO Current		-500			μA
V _{OH} PCMOS	PCMOS-output HI Voltage	Note 2		V _{cc} -300		mV
V _{oL} PCMOS	PCMOS-output LO Voltage	Note 2		V _{EE} +300		mV
IVCTL	VCTL leakage current	$V_{EE} < V_{VCTL} < V_{CC}$	-30			μΑ
Z _{OUT} CML	CML-output impedance to V _{cc}		35	50	65	Ω
I _{OH} СНАР	Charge pump output source current			100		μΑ
I _{OL} CHAP	Charge pump output sink current			-100		μA

Note 1: This includes externally dissipated heat in 50 Ω termination loads connected to the CML-outputs.

Note 2: The PCMOS output is based on GIGA's Charge Pump output cell.





Figure 7. CML Output Circuit

AC Characteristics

 T_{CASE} = -40 °C to +85 °C. Appropriate heat sink may be required. Device is DC tested in the temperature range 0 °C to 85 °C. Specifications from -40 °C to 0 °C are guaranteed by design and evaluated during the engineering test. V_{CC} = 2.97 V to 3.6 V.

All data given below is reference to STM-16 / OC-48 input data rate unless otherwise stated.



Symbol:	Characteristic:	Conditions:	MIN.:	TYP.:	MAX.:	UNIT.:
J _{TRF}	Jitter Transfer		See Figure 8 on page 10		MHz	
J _{TOL}	Jitter Tolerance Note 1		See Figure 9 on page 10		UI _{p-p}	
Jpeak	Jitter Peaking				0.08	dB
Jgen	Jitter Generation	2 ²³ -1 PRBS , Note 2			8	mUIrms
t _{R/tF}	Rise/Fall Times SDOP/SDON	20% - 80%	40		90	ps
R _{CAPT}	Capture Range		-500		500	ppm
<i>t</i> _A	Acquisition Time	2 ²³ -1 PRBS		50	500	μs
L _{CID}	Consecutive Identical Bits Sustained by VCO	# of bits with no transistion	400	1000		bits
L _{LOCK_DET}	LOCK_DET low to high	SDI off	103		130	ns
	LOCK_DET high to low	SDI on	412		514	μS
L _{LOS_DET}	LOS_DET low to high	BER above preset level			26	μS
	LOS_DET high to low	BER below preset level	131		316	μS
t _D , DO	Output Phase Delay (see Figure above)		-50	-10	50	ps
D _{DUTY} SDO	Output Data Duty Cycle Deviation		45		55	%
C _{DUTY} SCO	Output Clock Duty Cycle Deviation		45		55	%
	Decision Level Adjustable Range	Maximum swing = 100%	30	50	70	%
	Decision Level Deviation		-3		+3	%
D _c	Input Data / PCI Frequency Deviation	Note 3	-200		200	ppm
C _{DUTY,} REFCK	Reference Clock Duty Cycle Deviation	<i>Vthr</i> = -1.3 V	40		60	%
V _{OH} CML	CML-output voltage swing	Note 4	400		800	mV
F _{VCO}	VCO Tuning Range		2.4		2.6	GHz

Note 1: 1 UI_{P-P} = 402 ps

Note 2: 5 kHz to 20 MHz, 1 MHz to 20 MHz

Note 3: Maximum allowable deviation between reference clock and divided VCO clock when locked to data.

Note 4: With 50 Ω load impedance connected.




Figure 8. Jitter Transfer @ 2.488 Gbit/s.




Figure 9. Jitter Tolerance @ 2.488 Gbit/s.

Package Outline




Figure 10. Package 48 pin TQFP-EDQUAD. All dimensions are in mm.

Device Marking



Figure 11. Device Marking. Top View.

Ordering Information

Please order as specified below:

Product Name:	duct Name: Intel Order Number:		Case Temperature Range:	
GD16522-48BA	FAGD1652248BA MM#: 836062	48 lead TQFP, EDQUAD	-40 85 °C	



an Intel company Mileparken 22, DK-2740 Skovlunde Denmark Phone : +45 7010 1062 Fax : +45 7010 1063 E-mail : <u>sales@giga.dk</u> Web site : <u>http://www.intel.com/ixa</u>

Please check our Internet web site for latest version of this data sheet.

The information herein is assumed to be reliable. GIGA assumes no responsibility for the use of this information, and all such information shall be at the users own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. GIGA does not authorise or warrant any GIGA Product for use in life support devices and/or systems. Distributor:

Copyright © 2001 GIGA ApS An Intel company All rights reserved

GD16522, Data Sheet Rev.: 21 - Date: 3 August 2001