


**DESCRIPTION:**

The DPS8M628 is a 128K bit Static Random Access Memory (SRAM), complete with memory interface logic and on-board capacitors, organized as 8K X 16 bits.



The DPS8M628 is ideally suited for high performance applications where either fast access time or low power consumption is required.

**FEATURES:**

- Fast Access Times:  
35, 45, 55, 70, 85, 100, 120, 150,ns (max.)
- Fully Static Operation; No Clock or Refresh Required
- TTL Compatible
- Common Data Input and Output
- Low Data Retention Voltage: 2.0V min.
- Single +5V Power Supply, ±10% Tolerance
- JEDEC Standard 40-Pin DIP Package
- Military Version Available with Devices Fully Compliant to MIL -STD-883C



**4**



TRUTH TABLE									
Mode	Pin 35	CE	LB	UB	WE	OE	I/O0 - I/O7	I/O8 - I/O15	Supply Current
Not Selected	X	H	X	X	X	X	HIGH-Z	HIGH-Z	Standby
Not Selected	X	X	H	H	X	X	HIGH-Z	HIGH-Z	Standby
DOUT Disable	L	L	L	L	H	H	HIGH-Z	HIGH-Z	Active
Read Lower Block	L	L	L	H	H	L	DOUT	HIGH-Z	Active
Read Upper Block	L	L	H	L	H	L	HIGH-Z	DOUT	Active
Read All	L	L	L	L	H	L	DOUT	DOUT	Active
Write Lower Block	L	L	L	H	L	X	DIN	HIGH-Z	Active
Write Upper Block	L	L	H	L	L	X	HIGH-Z	DIN	Active
Write All	L	L	L	L	L	X	DIN	DIN	Active

H = HIGH, L = LOW and X = Don't Care.

DPS8M628-35, -45, -55, -70, -85 DC OPERATING CHARACTERISTICS: Over operating ranges									
Symbol	Characteristics	Test Conditions	C		I		M/B		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
I <sub>IN</sub>	Input Leakage Current	V <sub>IN</sub> = 0V to V <sub>DD</sub>	-20	+20	-20	+20	-20	+20	µA
I <sub>OUT</sub>	Output Leakage Current	V <sub>I/O</sub> = 0V to V <sub>DD</sub> , CE or OE = V <sub>IH</sub> , or WE = V <sub>IL</sub>	-20	+20	-20	+20	-20	+20	µA
I <sub>CC1</sub>	Active Supply Current	CE = V <sub>IL</sub> , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OUT</sub> = 0mA Cycle = 0		200		200		200	mA
I <sub>CC2</sub>	Operating Supply Current	Cycle = min., Duty = 100% I <sub>OUT</sub> = 0mA		320		320		320	mA
I <sub>SB1</sub>	Full Standby Supply Current (CMOS)	CE ≥ V <sub>DD</sub> - 0.2V, V <sub>IN</sub> ≥ V <sub>DD</sub> - 0.2V, or V <sub>IN</sub> ≤ 0.2V		35		35		35	mA
I <sub>SB2</sub>	Standby Current (TTL)	CE = V <sub>IH</sub> , Cycle = min.		60		60		60	mA
I <sub>CCDR2</sub>	Data Retention Supply Current	CE ≥ V <sub>DR</sub> - 0.2V, V <sub>DR</sub> = 2V		600		600		600	µA
I <sub>CCDR3</sub>	Data Retention Supply Current	CE ≥ V <sub>DR</sub> - 0.2V, V <sub>DR</sub> = 3V		1.2		1.2		1.2	mA
V <sub>OL</sub>	Output Low Voltage	I <sub>OUT</sub> = 2.1mA		0.4		0.4		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OUT</sub> = -1.0mA	2.4		2.4		2.4		V

DPS8M286-100, -120, -150 DC OPERATING CHARACTERISTICS: Over operating ranges									
Symbol	Characteristics	Test Conditions	C		I		M/B		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
I <sub>IN</sub>	Input Leakage Current	V <sub>IN</sub> = 0V to V <sub>DD</sub>	-10	+10	-10	+10	-10	+10	µA
I <sub>OUT</sub>	Output Leakage Current	V <sub>I/O</sub> = 0V to V <sub>DD</sub> , CE or OE = V <sub>IH</sub> , or WE = V <sub>IL</sub>	-10	+10	-10	+10	-10	+10	µA
I <sub>CC1</sub>	Active Supply Current	CE = V <sub>IL</sub> , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OUT</sub> = 0mA, Cycle = 0		80		90		100	mA
I <sub>CC2</sub>	Operating Supply Current	Cycle = min., Duty = 100% I <sub>OUT</sub> = 0mA		120		130		140	mA
I <sub>SB1</sub>	Full Standby Supply Current (CMOS)	CE ≥ V <sub>DD</sub> - 0.2V, V <sub>IN</sub> ≥ V <sub>DD</sub> - 0.2V, or V <sub>IN</sub> ≤ 0.2V		240		300		550	µA
I <sub>SB2</sub>	Standby Current (TTL)	CE = V <sub>IH</sub> , Cycle = min.		4		4		4	mA
I <sub>CCDR2</sub>	Data Retention Supply Current	CE ≥ V <sub>DR</sub> - 0.2V, V <sub>DR</sub> = 2V		50		100		200	µA
I <sub>CCDR3</sub>	Data Retention Supply Current	CE ≥ V <sub>DR</sub> - 0.2V, V <sub>DR</sub> = 3V		60		120		220	µA
V <sub>OL</sub>	Output Low Voltage	I <sub>OUT</sub> = 2.1mA		0.4		0.4		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OUT</sub> = -1.0mA	2.4		2.4		2.4		V


RECOMMENDED OPERATING RANGE <sup>1</sup>					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input HIGH Voltage	2.2		V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Input LOW Voltage	-0.5 <sup>2</sup>		0.8	V

CAPACITANCE <sup>4</sup> : T <sub>A</sub> = 25°C, F = 1.0MHz				
Symbol	Parameter	Max.	Unit	Condition
C <sub>ADR</sub>	Address Input	45	pF	V <sub>IN</sub> = 0V
C <sub>CE</sub>	Chip Enable	20		
C <sub>WE</sub>	Write Enable	45		
C <sub>OE</sub>	Output Enable	40		
C <sub>I/O</sub>	Data Input/Output	50		

ABSOLUTE MAXIMUM RATINGS <sup>3</sup>			
Symbol	Parameter	Value	Unit
T <sub>STC</sub>	Storage Temperature	-65 to +150	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
V <sub>DD</sub>	Supply Voltage <sup>1</sup>	-0.5 to +7.0	V
V <sub>I/O</sub>	Input/Output Voltage <sup>1</sup>	-0.5 to V <sub>DD</sub> + 0.5	V

DC OUTPUT CHARACTERISTICS					
Symbol	Parameter	Conditions	Min.	Max.	Unit
V <sub>OH</sub>	HIGH Voltage	I <sub>OH</sub> = -1.0mA	2.4	-	V
V <sub>OL</sub>	LOW Voltage	I <sub>OL</sub> = 2.1mA	-	0.4	V

DATA RETENTION CHARACTERISTICS						
Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
V <sub>DR</sub>	Data Retention Voltage	CE ≥ V <sub>DD</sub> - 0.2V	2.0	5.0	5.5	V
t <sub>CDR</sub>	Chip Disable to Data Retention Time		0			ns
t <sub>r</sub>	Recovery Time	t <sub>RC</sub> = Read Cycle Timing	t <sub>RC</sub>			ns




AC TEST CONDITIONS	
Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	5ns*
Input Timing Reference Levels	1.5V

\* Transition measured from 0.8V and 2.2V.

AC TEST CONDITIONS		
Load	C <sub>L</sub>	Parameters Measured
1	100pF	except t <sub>CLZ</sub> , t <sub>CHZ</sub> , t <sub>WHZ</sub> , t <sub>WLZ</sub> , t <sub>OLZ</sub> and t <sub>OHZ</sub>
2	5pF	t <sub>CLZ</sub> , t <sub>CHZ</sub> , t <sub>WHZ</sub> , t <sub>WLZ</sub> , t <sub>OLZ</sub> and t <sub>OHZ</sub>




Figure 1. Output Load  
\*\* Including Probe and Jig Capacitance.




AC OPERATING CONDITIONS AND CHARACTERISTICS													
READ CYCLE: Over operating ranges													
No.	Symbol	Parameter	-35		-45		-55		-70		-85		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t <sub>RC</sub>	Read Cycle Time	35		45		55		70		85		ns
2	t <sub>AA</sub>	Address Access Time		35		45		55		70		85	ns
3	t <sub>CO</sub>	Chip Enable to Output Valid		35		45		55		70		85	ns
4	t <sub>OV</sub>	Output Enable to Output Valid		20		25		35		40		50	ns
5	t <sub>OH</sub>	Output Hold from Address Change	3		3		3		3		5		ns
6	t <sub>CLZ</sub>	Chip Enable to Output in LOW-Z <sup>4, 6</sup>	5		5		5		5		5		ns
7	t <sub>OLZ</sub>	Output Enable to Output in LOW-Z <sup>4, 6</sup>	5		5		5		5		5		ns
8	t <sub>CHZ</sub>	Chip Enable to Output in HIGH-Z <sup>4, 6</sup>		15		20		25		30		35	ns
9	t <sub>OHZ</sub>	Output Enable to Output in HIGH-Z <sup>4, 6</sup>		15		20		25		30		35	ns
WRITE CYCLE: Over operating ranges <sup>7</sup>													
10	t <sub>WC</sub>	Write Cycle Time	35		45		55		70		85		ns
11	t <sub>AW</sub>	Address Valid to End of Write	30		40		50		65		75		ns
12	t <sub>CW</sub>	Chip Enable to End of Write	30		40		50		65		75		ns
13	t <sub>DW</sub>	Data Valid to End of Write	20		20		25		30		35		ns
14	t <sub>DH</sub>	Data Hold Time	3		0		0		0		0		ns
15	t <sub>WP</sub>	Write Pulse Width	30		40		45		55		65		ns
16	t <sub>AS</sub>	Address Set-up Time**	0		0		0		0		0		ns
17	t <sub>AH</sub>	Address Hold Time	0		5		5		5		5		ns
18	t <sub>WHZ</sub>	Write Enable to Output in HIGH-Z <sup>4, 6</sup>		15		15		20		25		30	ns
19	t <sub>WLZ</sub>	Write Enable to Output in LOW-Z <sup>4, 6</sup>	5		5		5		5		5		ns

AC OPERATING CONDITIONS AND CHARACTERISTICS									
READ CYCLE: Over operating ranges									
No.	Symbol	Parameter	-100		-120		-150		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
1	t <sub>RC</sub>	Read Cycle Time	100		120		150		ns
2	t <sub>AA</sub>	Address Access Time		100		120		150	ns
3	t <sub>CO</sub>	Chip Enable to Output Valid		100		120		150	ns
4	t <sub>OV</sub>	Output Enable to Output Valid		60		70		80	ns
5	t <sub>OH</sub>	Output Hold from Address Change	10		10		10		ns
6	t <sub>CLZ</sub>	Chip Enable to Output in LOW-Z <sup>4, 6</sup>	10		10		10		ns
7	t <sub>OLZ</sub>	Output Enable to Output in LOW-Z <sup>4, 6</sup>	5		5		5		ns
8	t <sub>CHZ</sub>	Chip Enable to Output in HIGH-Z <sup>4, 6</sup>		45		50		55	ns
9	t <sub>OHZ</sub>	Output Enable to Output in HIGH-Z <sup>4, 6</sup>		35		40		50	ns
WRITE CYCLE: Over operating ranges <sup>7</sup>									
10	t <sub>WC</sub>	Write Cycle Time	100		120		150		ns
11	t <sub>AW</sub>	Address Valid to End of Write	90		100		120		ns
12	t <sub>CW</sub>	Chip Enable to End of Write	90		100		120		ns
13	t <sub>DW</sub>	Data Valid to End of Write	50		55		60		ns
14	t <sub>DH</sub>	Data Hold Time	0		0		0		ns
15	t <sub>WP</sub>	Write Pulse Width	70		75		80		ns
16	t <sub>AS</sub>	Address Set-up Time**	0		0		0		ns
17	t <sub>AH</sub>	Address Hold Time	5		5		5		ns
18	t <sub>WHZ</sub>	Write Enable to Output in HIGH-Z <sup>4, 6</sup>		35		40		45	ns
19	t <sub>WLZ</sub>	Write Enable to Output in LOW-Z <sup>4, 6</sup>	5		5		5		ns


\*\* Valid for both Read and Write Cycles.






**NOTES:**

1. All voltages are with respect to  $V_{SS}$ .
2. -2.0V min. for pulse width less than 20ns ( $V_{IL}$  min. = -0.5V at DC level).
3. Stresses greater than those under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
4. This parameter is guaranteed and not 100% tested.
5. Transition is measured at the point of  $\pm 500$ mV from steady state voltage.
6. When  $\overline{OE}$  and  $\overline{CE}$  are LOW and  $\overline{WE}$  is HIGH, I/O pins are in the output state, and input signals of opposite phase to the outputs must not be applied.
7. The outputs are in a high impedance state when  $\overline{WE}$  is LOW.



ORDERING INFORMATION																			
DP	S8M628	- XXX	X																
<u>PREFIX</u>	<u>DEVICE TYPE</u>	<u>SPEED</u>	<u>GRADE</u>																
			<table border="0"> <tr> <td>C</td> <td>COMMERCIAL</td> <td>0°C to +70°C</td> </tr> <tr> <td>I</td> <td>INDUSTRIAL</td> <td>-40°C to +85°C</td> </tr> <tr> <td>M</td> <td>MILITARY</td> <td>-55°C to +125°C</td> </tr> <tr> <td>B*</td> <td>MIL-PROCESSED</td> <td>-55°C to +125°C</td> </tr> </table>	C	COMMERCIAL	0°C to +70°C	I	INDUSTRIAL	-40°C to +85°C	M	MILITARY	-55°C to +125°C	B*	MIL-PROCESSED	-55°C to +125°C				
C	COMMERCIAL	0°C to +70°C																	
I	INDUSTRIAL	-40°C to +85°C																	
M	MILITARY	-55°C to +125°C																	
B*	MIL-PROCESSED	-55°C to +125°C																	
		<table border="0"> <tr> <td>35</td> <td>35ns</td> </tr> <tr> <td>45</td> <td>45ns</td> </tr> <tr> <td>55</td> <td>55ns</td> </tr> <tr> <td>70</td> <td>70ns</td> </tr> <tr> <td>85</td> <td>85ns</td> </tr> <tr> <td>100</td> <td>100ns</td> </tr> <tr> <td>120</td> <td>120ns</td> </tr> <tr> <td>150</td> <td>150ns</td> </tr> </table>	35	35ns	45	45ns	55	55ns	70	70ns	85	85ns	100	100ns	120	120ns	150	150ns	
35	35ns																		
45	45ns																		
55	55ns																		
70	70ns																		
85	85ns																		
100	100ns																		
120	120ns																		
150	150ns																		
			8Kx16 CMOS SRAM 40-PIN CERAMIC DIP																

\* B grade modules can be constructed with 883 devices.



**Dense-Pac Microsystems, Inc.**

7321 Lincoln Way • Garden Grove, California 92641-1428  
 (714) 898-0007 • (800) 642-4477 (Outside CA) • FAX: (714) 897-1772