

1K Commercial X2001 128 x 8 Bit

Nonvolatile Static RAM

FEATURES

- Nonvolatile Data Integrity
- Automatic Store Timing
- Store and Array Recall Combined on One Line (NE)
- Enhanced Store Protection
- Infinite E²PROM Array Recall, and RAM Read and Write Cycles
- Single 5V Supply
- High Reliability
 - -Store Cycles: 100,000
 - -Data Retention: 100 Years
- Fast Access Time: 200 ns Max.
- Automatic Recall on Power-Up
- JEDEC Approved Byte-Wide Pinout

DESCRIPTION

The Xicor X2001 is a byte-wide NOVRAM featuring a high-speed static RAM overlaid bit-for-bit with a nonvolatile electrically erasable PROM (E²PROM). The X2001

is fabricated with the same reliable N-channel floating gate MOS technology used in all Xicor 5V programmable nonvolatile memories. The X2001 features the JEDEC approved pinout for byte-wide memories, compatible with industry standard RAMs, ROMs, EPROMs and E2PROMs.

The NOVRAM design allows data to be easily transferred from RAM to E²PROM (store) and E²PROM to RAM (recall). With $\overline{\text{NE}}$ LOW, these functions are performed in the same manner as RAM read and write operations. The store operation is completed in 10 ms or less and the recall operation is completed in 5 μs or less.

Xicor NOVRAMs are designed for unlimited write operations to RAM, either from the host or recalls from E²PROM, and a minimum 100,000 store operations to the E²PROM. Inherent data retention is specified to be greater than 100 years. Refer to RR-520, RR-504 and RR-515 for details on Xicor nonvolatile memory endurance and data retention characteristics.

PIN CONFIGURATION


		\neg		1
HC 🗆	1	•	24	⊒ v∞
A. 🗆	2		23	D ₩C
A. [3		22	D №C
~ 🗆	4		21	D M€
A, [5		20	Do€
A2 [X2001	19	ba≡
•.□	7		18	⊟टड
~∃			17	5 w,
100 □			16	Ð ₩.
NO.	10		15	5 m,
w ₂ ∃	11		14	Б∞.
v 🗆	12		13	500
-7-	ــــــــــــــــــــــــــــــــــــــ			

0051-1

PIN NAMES

A ₀ -A ₆	Address Inputs
1/00-1/07	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
NE	Nonvolatile Enable
Vcc	+5V
V _{SS}	Ground
NC	No Connect

FUNCTIONAL DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias
X2001 10°C to +85°C
X2001I
Storage Temperature65°C to +150°C
Voltage on any Pin with
Respect to Ground
D.C. Output Current
Lead Temperature
(Soldering, 10 Seconds)300°C

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. OPERATING CHARACTERISTICS

X2001 T_A = 0°C to +70°C, V_{CC} = +5V \pm 5%, unless otherwise specified. X2001I T_A = -40°C to +85°C, V_{CC} = +5V \pm 10%, unless otherwise specified.

Symbol	Parameter	X2001 Limits		X2001l Limits		Units	Test Conditions	
Oymbo.	raidiffeter	Min.	Max.	Min.	Max.	Oille	rest containens	
lcc	V _{CC} Current (Active)		80		100	mA	$\overline{CE} = V_{IL},$ All Other Inputs = V_{CC} $I_{I/Q} = 0$ mA	
I _{SB}	V _{CC} Current (Standby)		50		65	mA	All inputs = V _{CC} I _{I/O} = 0 mA	
l _{Ll}	Input Leakage Current		10		10	μΑ	$V_{IN} = GND \text{ to } V_{CC}$	
lo	Output Leakage Current		10		10	μΑ	$V_{OUT} = GND \text{ to } V_{CC}$	
V _{IL} (2)	Input Low Voltage	-1.0	0.8	-1.0	0.8	٧		
V _{IH} (2)	Input High Voltage	2.0	V _{CC} + 0.5	2.0	V _{CC} + 1.0	٧		
V _{OL}	Output Low Voltage		0.4		0.4	٧	I _{OL} = 2.1 mA	
V _{OH}	Output High Voltage	2.4		2.4		٧	$I_{OH} = -400 \mu\text{A}$	

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$

Symbol	Test	Max.	Units	Conditions
C _{I/O} (1)	Input/Output Capacitance	10	pF	$V_{I/O} = 0V$
C _{IN} (1)	Input Capacitance	6	pF	$V_{IN} = 0V$

A.C. CONDITIONS OF TEST

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	10 ns
Input and Output Timing Levels	1.5V
Output Load	1 TTL Gate and C _L = 100 pF

MODE SELECTION

CE	WE	NE	ŌĒ	Mode	1/0	Power
Н	Х	Х	Х	Not Selected	Output High Z	Standby
L	Н	Н	L	Read RAM	Output Data	Active
L	L	Н	Х	Write "1" RAM	Input Data High	Active
L	L	Н	Х	Write "0" RAM	Input Data Low	Active
L	Н	L	L	Array Recall	Output High Z	Active
L	L	L	Н	Nonvolatile Storing	Output High Z	Active
L	Н	Н	Н	Output Disabled	Output High Z	Active
L	L	L	L	Not Allowed	Output High Z	Active
L	Н	L	Н	No Operation	Output High Z	Active

Notes: (1) This parameter is periodically sampled and not 100% tested.

(2) VIL min. and VIH max. are for reference only and are not tested.

ENDURANCE AND DATA RETENTION

Parameter Min.		Units	Conditions		
Endurance	10,000	Data Changes Per Bit	Xicor Reliability Reports RR-520 and RR-504		
Store Cycles	Cycles 100,000 Store Cycles		Xicor Reliability Reports RR-520 and RR-504		
Data Retention	100	Years	Xicor Reliability Report RR-515		


A.C. CHARACTERISTICS

X2001 T_A = 0°C to +70°C, V_{CC} = +5V ±5%, unless otherwise specified. X2001I T_A = -40°C to +85°C, V_{CC} = +5V ±10%, unless otherwise specified.

Read Cycle Limits

Symbol	Parameter	X2001-20 X2001I-20		X200 X200		X2001 X2001I		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{RC}	Read Cycle Time	200		250		300		ns
t _{CE}	Chip Enable Access Time		200		250		300	ns
t _{AA}	Address Access Time		200		250		300	ns
toE	Output Enable Access Time		70		100		150	ns
t _{LZ} (3)	Chip Enable to Output in Low Z	10		10		10		ns
t _{HZ} (3)	Chip Disable to Output in High Z	10	100	10	100	10	100	ns
t _{OLZ} (3)	Output Enable to Output in Low Z	10		10		10		ns
t _{OHZ} (3)	Output Disable to Output in High Z	10	100	10	100	10	100	ns
tон	Output Hold from Address Change	0		0		0		ns

Read Cycle




Note: (3) t_{LZ} min., t_{HZ} min., t_{OLZ} min. and t_{OHZ} min. are periodically sampled and not 100% tested. t_{HZ} max. and t_{OHZ} max. are measured from the point when $\overline{\text{CE}}$ or $\overline{\text{OE}}$ return high (whichever occurs first) to the time when the outputs are no longer driven.


Write Cycle Limits

Symbol	Parameter	X2001-20 X2001I-20		X2001-25 X20011-25		X2001 X2001I		Units
	rai ametei	Min.	Max.	Min.	Max.	Min.	Max.	
twc	Write Cycle Time	200		250		300		ns
tcw	Chip Enable to End of Write Input	200		250		300		ns
t _{AS}	Address Setup Time	0		0		0		ns
t _{WP}	Write Pulse Width	120		150		200		ns
twR	Write Recovery Time	0		0		0		ns
t _{DW}	Data Valid to End of Write	120		150		200		ns
t _{DH}	Data Hold Time	. 0		0		0		ns
twz	Write Enable to Output in High Z	. 10	100	10	100	10	100	ns
tow	Output Active from End of Write	10		10		10		ns
toz	Output Enable to Output in High Z	10	100	10	100	10	100	ns

WE Controlled Write Cycle




CE Controlled Write Cycle



Store Limits

Symbol	Parameter	X2001-20 X2001I-20			11-25 11-25	X2001 X2001i		Units
	T drameter	Min.	Max.	Min.	Max.	Min.	Max.	
tstc	Store Time		10		10		10	ms
t _{SP}	Store Pulse Width	120		150		200		ns
t _{NHZ}	Nonvolatile Enable to Output in High Z		100		100		100	ns
toest	Output Enable from End of Store	10		10		10		ns
t _{SOE}	OE Disable to Store Function	20		20		20		ns
t _{NS}	NE Setup Time from WE	0		0		0		ns

Store Timing




Note: (4) X2001 V_{CC} Min. = 4.75V X2001I V_{CC} Min. = 4.5V

The Store Pulse Width (t_{SP}) is a minimum time that \overline{NE} , \overline{WE} and \overline{CE} must be LOW simultaneously. To insure data integrity, \overline{NE} and \overline{CE} must return HIGH after initiation of and throughout the duration $(t_{STC}, 10 \text{ ms})$ of the Store operation. During t_{STC} , \overline{OE} and \overline{WE} may go LOW providing the host system access to other devices in the system.

Array Recall Cycle Limits

Symbol	Parameter	X2001-20 X2001I-20		X200 X200		X2 X2	Units	
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{RCC}	Array Recall Time		5.0		5.0		5.0	μs
t _{RCP}	Recall Pulse Width to Initiate Recall	120		150		200		ns
t _{RWE}	WE Setup Time to NE	0		0		0		ns

Array Recall Cycle



The Recall Pulse Width (t_{RCP}) is a minimum time that \overline{NE} , \overline{OE} and \overline{CE} must be LOW simultaneously. To insure data integrity, \overline{NE} and \overline{CE} must return HIGH after initiation of and through the duration (t_{RCC} , $5~\mu s$) of the Recall operation. During t_{RCC} , \overline{OE} and \overline{WE} may go LOW providing the host access to other devices in the system.

PIN DESCRIPTIONS

Addresses (A₀-A₆)

The address inputs select an 8-bit word during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When $\overline{\text{CE}}$ is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read and recall operations. Output Enable LOW disables a store operation regardless of the state of $\overline{\text{CE}}$, $\overline{\text{WE}}$ or $\overline{\text{NE}}$.

Data In/Data Out (I/O₀-I/O₇)

Data is written to or read from the X2001 through the I/O pins. The I/O pins are placed in the high impedance state when either $\overline{\text{CE}}$ or $\overline{\text{OE}}$ is HIGH or when $\overline{\text{NE}}$ is LOW.

Write Enable (WE)

The Write Enable input controls the writing of data to both the static RAM and stores to the E²PROM.

Nonvolatile Enable (NE)

The Nonvolatile Enable input controls all accesses to the E²PROM array (store and recall functions).

DEVICE OPERATION

The $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{WE}}$ and $\overline{\text{NE}}$ inputs control the X2001 operation. The X2001 byte-wide NOVRAM uses a 2-line control architecture to eliminate bus contention in a system environment. The I/O bus will be in a high impedance state when either $\overline{\text{OE}}$ or $\overline{\text{CE}}$ is HIGH, or when $\overline{\text{NE}}$ is LOW.

RAM OPERATIONS

RAM read and write operations are performed as they would be with any static RAM. A read operation

requires $\overline{\text{CE}}$ and $\overline{\text{OE}}$ to be LOW with $\overline{\text{WE}}$ and $\overline{\text{NE}}$ HIGH. A write operation requires $\overline{\text{CE}}$ and $\overline{\text{WE}}$ to be LOW with $\overline{\text{NE}}$ HIGH. There is no limit to the number of read or write operations performed to the RAM portion of the X2001.

NONVOLATILE OPERATIONS

With $\overline{\text{NE}}$ LOW, recall and store operations are performed in the same manner as RAM read and write operations. A recall operation causes the entire contents of the E²PROM to be written into the RAM array. The time required for the operation to complete is 5 μs or less. A store operation causes the entire contents of the RAM array to be stored in the nonvolatile E²PROM. The time for the operation to complete is 10 ms or less, typically 5 ms.

POWER-UP RECALL

Upon power-up (V_{CC}), the X2001 performs an automatic array recall. When V_{CC} minimum is reached, the recall is initiated, regardless of the state of $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{WE}}$ and $\overline{\text{NE}}$.

WRITE PROTECTION


The X2001 has three write protect features that are employed to protect the contents of both the nonvolatile memory and the RAM.

- Noise Protection—A WE pulse of less than 20 ns will not initiate a write cycle.
- Combined Signal Noise Protection—A combined WE
 and NE (WE NE) pulse of less than 20 ns will not
 initiate a store cycle.
- Write Inhibit—Holding either OE LOW, WE HIGH, CE HIGH or NE HIGH during power-up or power-down, will prevent an inadvertent store operation.


1

Part Number	Store Cycles	Data Changes Per Bit
X2001	100,000	10,000
X2001I	100,000	10,000


SYMBOL TABLE



Normalized Active Supply Current vs. Ambient Temperature



Normalized Standby Supply Current vs. Ambient Temperature



Normalized Access Time vs. Ambient Temperature

