512K x 32/256K x 32 Dual Array Synchronous Pipeline Burst NBL SRAM

FEATURES

- Fast clock speed: 166, 150, 133, and 100MHz
- Fast access times: 3.5ns, 3.8ns, 4.2ns, and 5.0ns
- Fast OE access times: 3.5ns, 3.8ns, 4.2ns, and 5.0ns
- Single $+2.5V \pm 5\%$ power supply (VDD)
- Snooze Mode for reduced-standby power
- Individual Byte Write control
- Clock-controlled and registered addresses, data I/Os and control signals
- Burst control (interleaved or linear burst)
- Packaging:
 - 209-bump BGA package
- Low capacitive bus loading

DESCRIPTION


The WED2ZLRSP01S, Dual Independent Array, NBL-SSRAM device employs high-speed, Low-Power CMOS silicon and is fabricated using an advanced CMOS process. WEDC's 24Mb, Sync Burst SRAM MCP integrates two totally independent arrays, the first organized as a $512K \times 32$, and the second a $256K \times 32$.

All Synchronous inputs pass through registers controlled by a positive edge triggered, single clock input per array. The NBL or No Bus Latency Memory provides 100% bus utilizaton, with no loss of cycles caused by change in modal operation (Write to Read/Read to Write). All inputs except for Asynchronous Output Enable and Burst Mode control are synchronized on the positive or rising edge of Clock. Burst order control must be tied either HIGH or LOW, Write cycles are internally self-timed, and writes are initiated on the rising edge of clock. This feature eliminates the need for complex off-chip write pulse generation and proved increased timing flexibility for incoming signals.

FIG. 1 PIN CONFIGURATION

(TOP VIEW)

_											
	1	2	3	4	5	6	7	8	9	10	11
Α	Vss	A_DAT _{B0}	A_DAT _{B1}	A_DAT _{B2}	$A_DAT_{B_3}$	Vss	A_DATa ₀	A_DATA1	A_DATa₂	A_DATa ₃	Vss
В	NC	A_DAT _{B4}	A_DAT _{B5}	A_DAT _{B6}	A_DAT _{B7}	Vss	A_DATA4	A_DATAs	A_DATA6	A_DATA7	NC
C	A_ADR	A_ADR	A_OE	A_ADV	A_BWE _B	Vss	A_BWEA	A_ZZ	A_ADR	A_ADR	A_ADR
D	A_ADR	Vss	A_CKE	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	A_ADR	A_ADR
E	A_ADR	A_CLK	A_GWE	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	A_ADR ₁	A_ADR₀
F	A_ADR	Vss	A_CS₂	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	A_ADR	A_ADR
G	A_ADR	A_ADR	A_CS₁	A_CS₂	A_BWEc	Vss	A_BWED	A_LBO	A_ADR	A_ADR	A_ADR
Н	NC	A_DATc₀	A_DATc ₁	A_DATc₂	A_DATc_3	Vss	A_DAT _{D0}	A_DAT _{D1}	A_DATo₂	A_DAT _{D3}	NC
J	Vss	A_DATc4	A_DATcs	A_DATc6	A_DATc7	Vss	A_DATD4	A_DATos	A_DATD6	A_DAT _{D7}	Vss
K	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss
L	Vss	B_DAT _{B0}	B_DAT _{B1}	B_DAT _{B2}	B_DAT ₃	Vss	B_DATA0	B_DATa1	B_DATA2	B_DATa3	Vss
Μ	NC	B_DAT _{B4}	B_DAT _{B5}	B_DAT _{B6}	B_DAT ₇	Vss	B_DATA4	B_DATA5	B_DATA6	B_DATa7	NC
Ν	B_ADR	B_ADR	B_OE	B_ADV	B_BWE _B	Vss	B_BWEA	B_ZZ	B_ADR	B_ADR	B_ADR
Р	B_ADR	Vss	B_CKE	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	B_ADR	B_ADR
R	B_ADR	B_CLK	B_GWE	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	B_ADR ₁	B_ADRo
Т	B_ADR	Vss	B_CS₂	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	B_ADR	B_ADR
U	B_ADR	NC	B_ CS ₁	B_CS₂	B_BWE _c	Vss	B_BWED	B_LBO	B_ADR	B_ADR	B_ADR
V	NC	B_DATc₄	B_DATc₅	B_DATc ₆	B_DATc7	Vss	B_DATD4	B_DAT _{D5}	B_DATD6	B_DAT _{D7}	NC
W	Vss	B DATc₀	B_DATc ₁	B_DATc₂	B_DATc₃	Vss	B_DAT _{D0}	B_DAT _{D1}	B_DATD₂	B_DAT _{D3}	Vss



FUNCTION DESCRIPTION

The WWED2ZLRSP01S is an NBL Dual Array SSRAM designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, or vice versa. All inputs (with the exception of \overline{OE} , \overline{LBO} and ZZ) are synchronized to rising clock edges, and all features are available on each of the independent arrays.

All read, write and deselect cycles are initiated by the ADV input. Subsequent burst addresses can be internally generated by the burst advance pin (ADV). ADV should be driven to Low once the device has been deselected in order to load a new address for next operation.

Clock Enable (CKE) pin allows the operation of the chip to be suspended as long as necessary. When CKE is high, all synchronous inputs are ignored and the internal device registers will hold their previous values. NBL SSRAM latches external address and initiates a cycle when CKE and ADV are driven low at the rising edge of the clock.

Output Enable (\overline{OE}) can be used to disable the output at any given time. Read operation is initiated when at the rising edge of the clock, the address presented to the address inputs are latched in the address register, \overline{CKE} is driven low, the write enable input signals \overline{WE} are driven high, and ADV driven low. The internal array is read between the first rising edge and the second rising edge of the clock and the data is latched in the output register. At the second clock edge the data is driven out of the SRAM. During read operation \overline{OE} must be driven low for the device to drive out the requested data.

Write operation occurs when \overline{WE} is driven low at the rising edge of the clock. $\overline{BW}[d:a]$ can be used for byte write operation. The pipe-lined NBL SSRAM uses a late-late write cycle to utilize 100% of the bandwidth. At the first rising edge of the clock, \overline{WE} and address are registered, and the data associated with that address is required two cycle later.

Subsequent addresses are generated by ADV High for the burst access as shown below. The starting point of the burst seguence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the $\overline{\text{LBO}}$ pin. When this pin is low, linear burst sequence is selected. And when this pin is high, Interleaved burst sequence is selected.

During normal operation, ZZ must be driven low. When ZZ is driven high, the SRAM will enter a Power Sleep Mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates after 2 cycles of wake up time.

BURST SEQUENCE TABLE

(Interleaved Burst, $\overline{LBO} = High$)

		Case 1 Case 2			Ca	se 3	Case 4		
LBO Pin	High	A ₁	A ₀						
First Ad	dress	0	0	0	1	1	0	1	1
		0	1	0	0	1	1	1	0
↓		1	0	1	1	0	0	0	1
Fourth A	ddress	1	1	1	0	0	1	0	0

(Linear Burst, $\overline{LBO} = Low$)

		Case 1		Cas	se 2	Ca	se 3	Case 4	
LBO Pin	High	A1	A0	A1	A0	A1	A0	A1	A0
First Ad	dress	0	0	0	1	1	0	1	1
		0	1	1	0	1	1	0	0
,	,	1	0	1	1	0	0	0	1
Fourth A	ddress	1	1	0	0	0	1	1	0

NOTE 1: LBO pin must be tied to High or Low, and Floating State must not be allowed.

TRUTH TABLES

Synch ronous Truth Table

CEx	ADV	WE	B₩x	ŌĒ	CKE	CLK	Address Accessed	Operation
Н	L	X	X	Χ	L	1	N/A	Deselect
Х	Н	X	X	Х	L	1	N/A	Continue Deselect
L	L	Н	X	L	L	1	External Address	Begin Burst Read Cycle
X	Н	X	X	L	L	1	Next Address	Continue Burst Read Cycle
L	L	Н	X	Н	L	1	External Address	NOP/Dummy Read
X	Н	X	Χ	Н	L	1	Next Address	Dummy Read
L	L	L	L	Х	L	1	External Address	Begin Burst Write Cycle
X	Н	X	L	Х	L	1	Next Address	Continue Burst Write Cycle
L	L	L	Н	Х	L	1	N/A	NOP/Write Abort
X	Н	X	Н	Χ	L	1	Next Address	Write Abort
Х	Х	X	Х	Х	Н	1	Current Address	Ignore Clock

NOTES:

- 1.X means "Don't Care."
- 2. The rising edge of clock is symbolized by (1)
- 3. A continue deselect cycle can only be entered if a deselect cycle is executed first.
- 4. WRITE = L means Write operation in WRITE TRUTH TABLE.

 WRITE = H means Read operation in WRITE TRUTH TABLE.
- 5. Operation finally depends on status of asynchronous input pins (ZZ and \overline{OE}).
- 6. $\overline{CE}x$ refers to the combination of \overline{CE}_{*} , \overline{CE}_{*} and \overline{CE}_{*} .
- 7. Applies to each of the independent arrays.

WRITE TRUTH TABLE

WE	BWa	BWb	BWc	BW d	Operation
Н	X	X	Χ	X	Read
L	L	Н	Н	Н	Write Byte a
L	Н	L	Н	Н	Write Byte b
L	Н	Н	L	Н	Write Byte c
L	Н	Н	Н	L	Write Byte d
L	L	L	L	L	Write All Bytes
L	Н	Н	Н	Н	Write Abort/NOP

NOTES:

- 1.X means "Don't Care."
- 2. All inputs in this table must meet setup and hold time around the rising edge of CLK (\uparrow).
- 3. Applies to each of the independent arrays.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vdd Supply Relative to Vss	-0.3V to +3.6V
Vin (DQx)	-0.3V to +3.6V
Vin (Inputs)	-0.3V to +3.6V
Storage Temperature (BGA)	-55°C to +125°C
Short Circuit Output Current	100mA

^{*}Stress greater than those listed under "Absolute Maximum Ratings": may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS (0°C ≤ TA ≤ 70°C)

		<u> </u>	· · ·			
Description	Symbol	Conditions	Min	Max	Units	Notes
Input High (Logic 1) Voltage	VIH		1.7	VDD +0.3	V	1
Input Low (Logic 0) Voltage	VIL		-0.3	0.7	V	1
Input Leakage Current	lu	0V ≤ V _{IN} ≤ V _{DD}	-5	5	μΑ	2
Output Leakage Current	ILO	Output(s) Disabled, 0V ≤ VIN ≤ VDD	-5	5	μΑ	
Output High Voltage	Voн	lон = -1.0mA	2.0		V	1
Output Low Voltage	Vol	IoL = 1.0mA		0.4	V	1
Supply Voltage	VDD		2.375	2.625	V	1

NOTES:

DC CHARACTERISTICS

Description	Symbol	Conditions	Тур	166 MHz	150 MHz	133 MHz	100 MHz	Units	Notes
Power Supply Current: Operating	loo	Device Selected; All Inputs ≤ VIL or ≥ VIH; Cycle Time = tcyc MIN; Vbb = MAX; Output Open		650	600	560	500	mA	1, 2
Power Supply Current: Standby	Isb₂	Device Deselected; $V_{DD} = MAX$; All Inputs $\leq V_{SS} + 0.2$ or $V_{DD} - 0.2$; All Inputs Static; CLK Frequency = 0; $ZZ \leq V_{IL}$	30	60	60	60	60	mA	2
Power Supply Current: Current	ISB3	Device Selected; All Inputs \leq VIL or \geq VIH; Cycle Time =tcyc MIN; Vbb = MAX; Output Open; ZZ \geq Vbb - 0.2V	20	40	40	40	40	mA	2
Clock Running Standby Current	ISB4	Device Deselected; V _{DD} = MAX; All Inputs ≤ V _{SS} + 0.2 or V _{DD} - 0.2; Cycle Time = tcyc MIN; ZZ ≤ V _{IL}		140	120	100	80	mA	2

NOTES:

BGA CAPACITANCE

Description	Symbol	Conditions	Тур	Max	Units	Notes
Control Input Capacitance	Cı	TA = 25°C; $f = 1MHz$	5	7	рF	1
Input/Output Capacitance (DQ)	Co	$T_A = 25^{\circ}C; f = 1MHz$	6	8	рF	1
Address Capacitance	CA	$TA = 25^{\circ}C; f = 1MHz$	5	7	рF	1
Clock Capacitance	Сск	$T_A = 25^{\circ}C_{:} f = 1MHz$	3	5	ρF	1

NOTES:

1. This parameter is sampled.

^{1.} All voltages referenced to Vss (GND)

^{2.} ZZ pin has an internal pull-up, and input leakage is higher.

^{1.} lbb is specified with no output current and increases with faster cycle times. lbb increases with faster cycle times and greater output loading.

^{2.} Typical values are measured at 2.5V, 25°C, and 10ns cycle time.

AC CHARACTERISTICS

	Symbol	166	MHz	150	MHz	133/	MHz	100	MHz	
Parameter		Min	Max	Min	Max	Min	Max	Min	Max	Units
Clock Time	tcyc	6.0		6.7		7.5		10.0		ns
Clock Access Time	tco	_	3.5	_	3.8	_	4.2	_	5.0	ns
Output enable to Data Valid	toe	_	3.5	_	3.8	_	4.2	_	5.0	ns
Clock High to Output Low-Z	tızc	1.5	_	1.5	_	1.5	_	1.5	_	ns
Output Hold from Clock High	tон	1.5	_	1.5	_	1.5	_	1.5	_	ns
Output Enable Low to output Low-Z	tlzoe	0.0	_	0.0	_	0.0	_	0.0	_	ns
Output Enable High to Output High-Z	thzoe	_	3.0	_	3.0	_	3.5	_	3.5	ns
Clock High to Output High-Z	tHZC	_	3.0	_	3.0	_	3.5	_	3.5	ns
Clock High Pulse Width	tсн	2.2	_	2.5	_	3.0	_	3.0	_	ns
Clock Low Pulse Width	tcı	2.2	_	2.5	_	3.0	_	3.0	_	ns
Address Setup to Clock High	tas	1.5	_	1.5	_	1.5	_	1.5	_	ns
CKE Setup to Clock High	tces	1.5	_	1.5	_	1.5	_	1.5	_	ns
Data Setup to Clock High	tos	1.5	_	1.5	_	1.5	_	1.5	_	ns
Write Setup to Clock High	tws	1.5	_	1.5	_	1.5	_	1.5	_	ns
Address Advance to Clock High	tadvs	1.5		1.5		1.5		1.5		ns
Chip Select Setup to Clock High	tcss	1.5		1.5		1.5		1.5		ns
Address Hold to Clock high	tан	0.5	_	0.5	_	0.5	_	0.5	_	ns
CKE Hold to Clock High	tcen	0.5	_	0.5	_	0.5	_	0.5	_	ns
Data Hold to Clock High	tон	0.5	_	0.5	_	0.5	_	0.5	_	ns
Write Hold to Clock High	twн	0.5	_	0.5	_	0.5	_	0.5	_	ns
Address Advance to Clock High	tadvh	0.5	_	0.5	_	0.5	_	0.5	_	ns
Chip Select Hold to Clock High	tсsн	0.5	_	0.5	_	0.5	_	0.5	_	ns

NOTES:

- 1. All Address inputs must meet the specified setup and hold times for all rising clock (CLK) edgeswhen ADV is sampled low and CEx is sampled valid.


 All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
- 2. Chip enable must be valid at each rising edge of CLK (when ADV is Low) to remain enabled.
- 3. A write cycle is defined by \overline{WE} low having been registered into the device at ADV Low.
 - A Read cycle is defined by $\overline{\text{WE}}$ High with ADV Low. Both cases must meet setup and hold times.
- 4. Applies to each of the independent arrays.


AC Test Conditions (Ta = 0 TO 70°C, Vdd = $2.5V \pm 5\%$, Unless Otherwise Specified)

Parameter	Value
Input Pulse Level	0 to 2.5V
Input Rise and Fall Time (Measured at 20% to 80%)	1.0V/ns
Input and Output Timing Reference Levels	1.25V
Output Load	See Output Load (A)

OUTPUT LOAD (A)

OUTPUT LOAD (B)
(FOR TLZC, TLZOE, THZOE, AND THZC)





^{*}Including Scope and Jig Capacitance


SNOOZE MODE


SNOOZE MODE is a low-current, "power-down" mode in which the device is deselected and current is reduced to Isb_2z . The duration of SNOOZE MODE is dictated by the length of time Z is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become gated inputs and are ignored. ZZ is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE.


When ZZ becomes a logic HIGH, $ISB_{2}Z$ is guaranteed after the setup time tzz is met. Any READ or WRITE operation pending when the device enters SNOOZE MODE is not guaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed.


SNOOZE MODE


ZZ ≥ ViH	Is _{B2} z		10	mA	
				111/	
	tzz		2(tĸc)	ns	1
	trzz	2(tĸc)		ns	1
	tzzı		2(tĸc)	ns	1
	trzzi			ns	1
		trzz tzzı	trzz Ω(tκc) tzzı	trzz 2(tkc) tzzi 2(tkc)	trzz Ω(tκc) ns tzzi Ω(tκc) ns















PACKAGE DIMENSION: 119 BUMP PBGA



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

NOTE: Ball attach pad for above BGA package is 620 microns in diameter. Pad is solder mask defined.

ORDERING INFORMATION

COMMERCIAL TEMP RANGE (0°C TO 70°C)

Part Number	Configuration	tco (ns)	Clock (MHz)	Operating Range	Temperature Range
WED2ZLRSP01S35BC	512K x 32/256K x 32	3.5	166	Commercial	0° - 70° C
WED2ZLRSP01S38BC	512K x 32/256K x 32	3.8	150	Commercial	0° - 70°C
WED2ZLRSP01S42BC	512K x 32/256K x 32	4.2	133	Commercial	0° - 70°C
WED2ZLRSP01S50BC	512K x 32/256K x 32	5.0	100	Commercial	0° - 70°C
WED2ZLRSP01S38BI	512K x 32/256K x 32	3.8	150	Industrial	-40° - 85°C
WED2ZLRSP01S42BI	512K x 32/256K x 32	4.2	133	Industrial	-40° - 85°C
WED2ZLRSP01S50BI	512K x 32/256K x 32	5.0	100	Industrial	-40° - 85°C