## Features

- Internal control latches and address decoder
- Short set-up and hold times
- Wide operating voltage: 4.5 V to 13.2 V
- 12Vpp analog signal capability
- $R_{\mathrm{ON}} 65 \Omega$ max. @ $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, 25^{\circ} \mathrm{C}$
- $\Delta \mathrm{R}_{\mathrm{ON}} \leq 10 \Omega @ \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V}, 25^{\circ} \mathrm{C}$
- Full CMOS switch for low distortion
- Minimum feedthrough and crosstalk
- Separate analog and digital reference supplies
- Low power consumption ISO-CMOS technology


## Applications

- Key systems
- PBX systems
- Mobile radio
- Test equipment /instrumentation
- Analog/digital multiplexers
- Audio/Video switching

ISSUE 3
March 1997

## Ordering Information

MT8808AE 28 Pin Plastic DIP MT8808AP 28 Pin PLCC $-40^{\circ}$ to $85^{\circ} \mathrm{C}$

## Description

The Zarlink MT8808 is fabricated in Zarlink's ISOCMOS technology providing low power dissipation and high reliability. The device contains a $8 \times 8$ array of crosspoint switches along with a 6 to 64 line decoder and latch circuits. Any one of the 64 switches can be addressed by selecting the appropriate six address bits. The selected switch can be turned on or off by applying a logical one or zero to the DATA input. $V_{S S}$ is the ground reference of the digital inputs. The range of the analog signal is from $V_{D D}$ to $V_{E E}$.


Figure 1 - Functional Block Diagram


Figure 2 - Pin Connections

## Pin Description

| Pin \# | Name | Description |
| :---: | :---: | :--- |
| 1 | AY2 | AY2 Address Line (Input). |
| 2 | STROBE | STROBE (Input): enables function selected by address and data. Address must be stable <br> before STROBE goes high and DATA must be stable on the falling edge of the STROBE. <br> Active High. |
| 3 | V $_{\text {EE }}$ | Negative Power Supply. |

## Functional Description

The MT8808 is an analog switch matrix with an array size of $8 \times 8$. The switch array is arranged such that there are 8 columns by 8 rows. The columns are referred to as the Y inputs/outputs and the rows are the $X$ inputs/outputs. The crosspoint analog switch array will interconnect any X I/O with any Y I/O when turned on and provide a high degree of isolation when turned off. The control memory consists of a 64 bit write only RAM in which the bits are selected by the address inputs (AY0-AY2, AX0-AX2). Data is presented to the memory on the DATA input. Data is asynchro-nously written into memory whenever the STROBE input is high and is latched on the falling edge of STROBE. A logical " 1 " written into a memory cell turns the corresponding crosspoint switch on and a logical " 0 " turns the crosspoint off. Only the crosspoint switches corresponding to the addressed memory location are altered when data is written into memory. The remaining switches retain their previous states. Any combination of $X$ and $Y$ inputs/ outputs can be interconnected by establishing appropriate patterns in the control memory. A logical " 1 " on the RESET input will asynchronously return all memory locations to logical " 0 " turning off all crosspoint switches. Two voltage reference pins ( $\mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{EE}}$ ) are provided for the MT8808 to enable switching of negative analog signals. The range for digital signals is from $V_{D D}$ to $V_{S S}$ while the range for analog signals is from $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{E E} . \mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{EE}}$ pins can be tied together if a single voltage reference is needed.

## Address Decode

The six address inputs along with the STROBE are logically ANDed to form an enable signal for the resettable transparent latches. The DATA input is buffered and is used as the input to all latches. To write to a location, RESET must be low while the address and data are set up. Then the STROBE input is set high and then low causing the data to be latched. The data can be changed while STROBE is high, however, the corresponding switch will turn on and off in accordance with the DATA input. DATA must be stable on the falling edge of STROBE in order for correct data to be written to the latch.

Absolute Maximum Ratings ${ }^{\star}$ - Voltages are with respect to $V_{E E}$ unless otherwise stated.

|  | Parameter | Symbol | Min | Max | Units |
| :---: | :--- | :---: | :---: | :---: | :---: |
| 1 | Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 | 15.0 | V |
|  |  | $\mathrm{~V}_{\mathrm{SS}}$ | -0.3 | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| 2 | Analog Input Voltage | $\mathrm{V}_{\text {INA }}$ | -0.3 | $\mathrm{~V}_{\mathrm{DD}^{+}+0.3}$ | V |
| 3 | Digital Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | $\mathrm{V}_{\mathrm{SS}^{-}-0.3}$ | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| 4 | Current on any I/O Pin | I |  | $\pm 15$ | mA |
| 5 | Storage Temperature | $\mathrm{T}_{\mathrm{S}}$ | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| 6 | Package Power Dissipation $\quad$ PLASTIC DIP | $\mathrm{P}_{\mathrm{D}}$ |  | 0.6 | W |

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions - Voltages are with respect to $V_{\text {EE }}$ unless otherwise stated.

|  | Characteristics | Sym | Min | Typ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Operating Temperature | To | -40 | 25 | 85 | ${ }^{\circ} \mathrm{C}$ |  |
| 2 | Supply Voltage | $\begin{aligned} & V_{\mathrm{VD}} \\ & \mathrm{~V}_{\mathrm{SS}} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & V_{\mathrm{EE}} \end{aligned}$ |  | $\begin{gathered} 13.2 \\ \mathrm{~V}_{\mathrm{DD}}-4.5 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |  |
| 3 | Analog Input Voltage | $\mathrm{V}_{\text {INA }}$ | $\mathrm{V}_{\mathrm{EE}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |  |
| 4 | Digital Input Voltage | $\mathrm{V}_{\text {IN }}$ | $\mathrm{V}_{\text {SS }}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |  |

DC Electrical Characteristics ${ }^{\dagger}$ - Voltages are with respect to $\mathrm{V}_{\mathrm{EE}}=\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V}$ unless otherwise stated.

|  | Characteristics | Sym | Min | Typ ${ }^{\ddagger}$ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Quiescent Supply Current | ${ }_{\text {ID }}$ |  | 1 | 100 | $\mu \mathrm{A}$ | All digital inputs at $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}$ or $V_{D D}$ |
|  |  |  |  | 0.4 | 1.5 | mA | All digital inputs at $\mathrm{V}_{\text {IN }}=2.4+$ $\mathrm{V}_{\mathrm{SS}} ; \mathrm{V}_{\mathrm{SS}}=7.0 \mathrm{~V}$ |
|  |  |  |  | 5 | 15 | mA | All digital inputs at $\mathrm{V}_{1 \mathrm{~N}}=3.4 \mathrm{~V}$ |
| 2 | Off-state Leakage Current (See G. 9 in Appendix) | Ioff |  | $\pm 1$ | $\pm 500$ | nA | $\begin{aligned} & \begin{array}{l} I V_{x_{\mathrm{x}}}-V_{\mathrm{Y}} \mid \\ \text { See } \\ \text { Seid } \\ \text { Appendix, Fig. A. } 1 \end{array} \end{aligned}$ |
| 3 | Input Logic "0" level | $\mathrm{V}_{\text {IL }}$ |  |  | $0.8+v_{s}$ | v | $\mathrm{V}_{\mathrm{SS}}=7.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ |
| 4 | Input Logic "1" level | $\mathrm{V}_{\mathrm{IH}}$ | ${ }^{2.0+v_{s s}}$ |  |  | v | $\mathrm{V}_{\mathrm{SS}}=6.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ |
| 5 | Input Logic "1" level | $\mathrm{V}_{\mathrm{H}}$ | 3.3 |  |  | v |  |
| 6 | Input Leakage (digital pins) | $\mathrm{I}_{\text {LEAK }}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ | All digital inputs at $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{SS}}$ or $V_{D D}$ |

$\dagger$ DC Electrical Characterisisics are over recommended temperature range.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only; not guaranteed and not subject to production testing.
DC Electrical Characteristics- Switch Resistance $-\mathrm{V}_{\mathrm{DC}}$ is the external DC offset applied at the analog 10 O pins.

|  | Characteristics | Sym | $25^{\circ} \mathrm{C}$ |  | $70^{\circ} \mathrm{C}$ |  | $85^{\circ} \mathrm{C}$ |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ | Max | Typ | Max | Typ | Max |  |  |
| 1 | On-state $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ <br> Resistance $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ <br>  $\mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ <br> (See G.1, G.2, G .3 in  <br> Appendix)  | $\mathrm{R}_{\mathrm{ON}}$ | $\begin{gathered} \hline 45 \\ 55 \\ 120 \end{gathered}$ | $\begin{gathered} \hline 65 \\ 75 \\ 185 \end{gathered}$ |  | $\begin{gathered} \hline 75 \\ \hline 85 \\ 215 \end{gathered}$ |  | $\begin{gathered} \hline 80 \\ 90 \\ 225 \end{gathered}$ | $\begin{aligned} & \bar{\Omega} \\ & \Omega \\ & \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DC}}=\mathrm{V}_{\mathrm{DD}} / 2, \\ & \mathrm{IV} \mathrm{~V}_{\mathrm{Xi}}-\mathrm{V}_{\mathrm{Yj}}=0.4 \mathrm{~V} \\ & \text { See Appendix, Fig. A. } 2 \end{aligned}$ |
| 2 | Difference in on-state resistance between two switches (See G. 4 in Appendix) | $\Delta \mathrm{R}_{\text {ON }}$ | 5 | 10 |  | 10 |  | 10 | $\Omega$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0, \\ & \mathrm{~V}_{\mathrm{DC}}=\mathrm{V}_{\mathrm{DD}} / 2, \\ & \mid \mathrm{V}_{\mathrm{xi}} \mathrm{~V}_{\mathrm{Y}^{\prime} \mathrm{I}}=0.4 \mathrm{~V} \\ & \text { See Appendix, Fig. A. } 2 \end{aligned}$ |

AC Electrical Characteristics ${ }^{\dagger}$ - Crosspoint Performance-Voltages are with respect to $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{v}_{\mathrm{SS}}=0 \mathrm{~V}$,
$\mathrm{V}_{\mathrm{EE}}=-7 \mathrm{~V}$, unless otherwise stated.

|  | Characteristics | Sym | Min | Typ ${ }^{\ddagger}$ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Switch I/O Capacitance | $\mathrm{C}_{S}$ |  | 20 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| 2 | Feedthrough Capacitance | $\mathrm{C}_{\mathrm{F}}$ |  | 0.2 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| 3 | Frequency Response Channel "ON" $20 \mathrm{LOG}\left(\mathrm{~V}_{\mathrm{OUT}} / \mathrm{V}_{\mathrm{Xi}}\right)=-3 \mathrm{~dB}$ | $\mathrm{F}_{3 \mathrm{~dB}}$ |  | 45 |  | MHz | Switch is "ON"; $\mathrm{V}_{\text {INA }}=2 \mathrm{Vpp}$ sinewave; $R_{L}=1 \mathrm{k} \Omega$ See Appendix, Fig. A. 3 |
| 4 | Total Harmonic Distortion (See G.5, G. 6 in Appendix) | THD |  | 0.01 |  | \% | Switch is "ON"; $\mathrm{V}_{\text {INA }}=2 \mathrm{Vpp}$ sinewave $f=1 \mathrm{kHz} ; \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |
| 5 | ```Feedthrough Channel "OFF" Feed.=20LOG (V VOUT}/\mp@subsup{V}{\textrm{Xi}}{} (See G.8 in Appendix)``` | FDT |  | -95 |  | dB | All Switches "OFF"; $\mathrm{V}_{\text {INA }}=$ <br> 2Vpp sinewave $\mathrm{f}=1 \mathrm{kHz}$; $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega .$ <br> See Appendix, Fig. A. 4 |
| 6 | Crosstalk between any two channels for switches Xi-Yi and Xj-Yj. $\text { Xtalk=20LOG }\left(\mathrm{V}_{\mathrm{Y}_{\mathrm{j}}} / V_{\mathrm{Xi}_{\mathrm{i}}}\right) .$ <br> (See G. 7 in Appendix). | $\mathrm{X}_{\text {talk }}$ |  | -45 |  | dB | $\mathrm{V}_{\text {INA }}=2 \mathrm{Vpp}$ sinewave <br> $\mathrm{f}=10 \mathrm{MHz} ; \mathrm{R}_{\mathrm{L}}=75 \Omega$. |
|  |  |  |  | -90 |  | dB | $\mathrm{V}_{\text {INA }}=2 \mathrm{Vpp}$ sinewave $\mathrm{f}=10 \mathrm{kHz} ; \mathrm{R}_{\mathrm{L}}=600 \Omega .$ |
|  |  |  |  | -85 |  | dB | $\begin{aligned} & V_{\text {INA }}=2 \mathrm{Vpp} \text { sinewave } \\ & f=10 \mathrm{kHz} ; \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega . \end{aligned}$ |
|  |  |  |  | -80 |  | dB | $\mathrm{V}_{\text {INA }}=2 \mathrm{Vpp}$ sinewave $f=1 \mathrm{kHz} ; \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$. Refer to Appendix, Fig. A. 5 for test circuit. |
| 7 | Propagation delay through switch | $t_{P S}$ |  |  | 30 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |

$\dagger$ Timing is over recommended temperature range. See Fig. 3 for control and I/O timing details.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only; not guaranteed and not subject to production testing.
Crosstalk measurements are for Plastic DIPS only, crosstalk values for PLCC packages are approximately 5 dB better.
AC Electrical Characteristics ${ }^{\dagger}$ - Control and I/O Timings- Voltages are with respect to $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$,
$\mathrm{V}_{\mathrm{EE}}=-7 \mathrm{~V}$, unless otherwise stated.

|  | Characteristics | Sym | Min | Typ ${ }^{\ddagger}$ | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Control Input crosstalk to switch (for CS, DATA, STROBE, Address) | $\mathrm{CX}_{\text {talk }}$ |  | 30 |  | mVpp | $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}$ squarewave; <br> $R_{\text {IN }}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$. <br> See Appendix, Fig. A. 6 |
| 2 | Digital Input Capacitance | $\mathrm{C}_{\text {DI }}$ |  | 10 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| 3 | Switching Frequency | $\mathrm{F}_{\mathrm{O}}$ |  |  | 20 | MHz |  |
| 4 | Setup Time DATA to STROBE | $t_{\text {DS }}$ | 10 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \quad \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ ) |
| 5 | Hold Time DATA to STROBE | $\mathrm{t}_{\mathrm{DH}}$ | 10 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \quad \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ ) |
| 6 | Setup Time Address to STROBE | $\mathrm{t}_{\mathrm{AS}}$ | 10 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ ) |
| 7 | Hold Time Address to STROBE | $t_{\text {AH }}$ | 10 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ ) |
| 8 | STROBE Pulse Width | $\mathrm{t}_{\text {SPW }}$ | 20 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ ) |
| 9 | RESET Pulse Width | $\mathrm{t}_{\text {RPW }}$ | 40 |  |  | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \quad \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ ) |
| 10 | STROBE to Switch Status Delay | $t_{s}$ |  | 40 | 100 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ ) |
| 11 | DATA to Switch Status Delay | $\mathrm{t}_{\mathrm{D}}$ |  | 50 | 100 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ ) |
| 12 | RESET to Switch Status Delay | $\mathrm{t}_{\mathrm{R}}$ |  | 35 | 100 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ ) |

$\dagger$ Timing is over recommended temperature range. See Fig. 3 for control and I/O timing details.
Digital Input rise time ( tr ) and fall time ( tf ) $=5 \mathrm{~ns}$.
$\ddagger$ Typical figures are at $25^{\circ} \mathrm{C}$ and are for design aid only; not guaranteed and not subject to production testing.
) Refer to Appendix, Fig. A. 7 for test circuit.


Figure 3 - Control Memory Timing Diagram
See Appendix, Fig. A. 7 for switching waveform

| AY2 | AY1 | AYO | AX2 | AX1 | AXO | Connection | AY2 | AY1 | AYO | AX2 | AX1 | AX0 | Connection |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | X0 Yo | 1 | 0 | 0 | 0 | 0 | 0 | X0 Y4 |
| 0 | 0 | 0 | 0 | 0 | 1 | X1 Y0 | 1 | 0 | 0 | 0 | 0 | 1 | X1 Y4 |
| 0 | 0 | 0 | 0 | 1 | 0 | X2 Y0 | 1 | 0 | 0 | 0 | 1 | 0 | X2 Y4 |
| 0 | 0 | 0 | 0 | 1 | 1 | X3 Y0 | 1 | 0 | 0 | 0 | 1 | 1 | X3 Y4 |
| 0 | 0 | 0 | 1 | 0 | 0 | X4 Y0 | 1 | 0 | 0 | 1 | 0 | 0 | X4 Y4 |
| 0 | 0 | 0 | 1 | 0 | 1 | X5 Yo | 1 | 0 | 0 | , | 0 | 1 | X5 Y4 |
| 0 | 0 | 0 | 1 | 1 | 0 | X6 Y0 | 1 | 0 | 0 | 1 | 1 | 0 | X6 Y4 |
| 0 | 0 | 0 | 1 | 1 | 1 | X7 Y0 | 1 | 0 | 0 | 1 | 1 | 1 | X7 Y4 |
| 0 | 0 | 1 | 0 | 0 | 0 | X0 Y1 | 1 | 0 | 1 | 0 | 0 | 0 | X0 Y5 |
| 0 | 0 | 1 | 0 | 0 | 1 | X 1 Y 1 | 1 | 0 | 1 | 0 | 0 |  | X1 Y5 |
| 0 | 0 | 1 | 0 | 1 | 0 | X2 Y1 | 1 | 0 | 1 | 0 | 1 | 0 | X2 Y5 |
| 0 | 0 | 1 | 0 | 1 | 1 | X3 Y1 | 1 | 0 | 1 | 0 | 1 |  | X3 Y5 |
| 0 | 0 | 1 | 1 | 0 | 0 | X4 Y1 | 1 | 0 | 1 | 1 | 0 | 0 | X4 Y5 |
| 0 | 0 | 1 | 1 | 0 | 1 | X5 Y1 | 1 | 0 | 1 | 1 | 0 | 1 | X5 Y5 |
| 0 | 0 | 1 | 1 | 1 | 0 | X6 Y1 | 1 | 0 | 1 | 1 | 1 | 0 | X6 Y5 |
| 0 | 0 | 1 | 1 | 1 | 1 | X7 Y1 | 1 | 0 | 1 | 1 | 1 | 1 | X7 Y5 |
| 0 | 1 | 0 | 0 | 0 | 0 | X0 Y2 | 1 | 1 | 0 | 0 | 0 | 0 | X0 Y6 |
| 0 | 1 | 0 | 0 | 0 | 1 | X 1 Y 2 | 1 | 1 | 0 | 0 | 0 | 1 | X1 Y6 |
| 0 | 1 | 0 | 0 | 1 | 0 | X2 Y2 | 1 | 1 | 0 | 0 | 1 | 0 | X2 Y6 |
| 0 | 1 | 0 | 0 | 1 | 1 | X3 Y2 | 1 | 1 | 0 | 0 | 1 | 1 | X3 Y6 |
| 0 | 1 | 0 | 1 | 0 | 0 | X4 Y2 | 1 | 1 | 0 | 1 | 0 | 0 | X4 Y6 |
| 0 | 1 | 0 | 1 | 0 | 1 | X5 Y2 | 1 | 1 | 0 | 1 | 0 | 1 | X5 Y6 |
| 0 | 1 | 0 | 1 | 1 | 0 | X6 Y2 | 1 | 1 | 0 |  | 1 | 0 | X6 Y6 |
| 0 | 1 | 0 | 1 | 1 | 1 | X7 Y2 | 1 | 1 | 0 | 1 | 1 | 1 | X7 Y6 |
| 0 | 1 | 1 | 0 | 0 | 0 | X0 Y3 | 1 | 1 | 1 | 0 | 0 | 0 | X0 Y7 |
| 0 | 1 | 1 | 0 | 0 | 1 | X 1 Y 3 | 1 | 1 | 1 | 0 | 0 | 1 | X 1 Y 7 |
| 0 | 1 | 1 | 0 | 1 | 0 | X2 Y3 | 1 | 1 | 1 | 0 | 1 | 0 | X2 Y7 |
| 0 | 1 | 1 | 0 | 1 | 1 | X3 Y3 | 1 | 1 | 1 | 0 | 1 | 1 | X3 Y7 |
| 0 | 1 | 1 | 1 | 0 | 0 | X4 Y3 | 1 | 1 | , | 1 | 0 | 0 | X4 Y7 |
| 0 | 1 | 1 | 1 | 0 | 1 | X5 Y3 | 1 | 1 | 1 |  | 0 | 1 | X5 Y7 |
| 0 | 1 | 1 | 1 | 1 | 0 | X6 Y3 | 1 | 1 | 1 | 1 | 1 | 0 | X6 Y7 |
| 0 | 1 | 1 | 1 | 1 | 1 | X7 Y3 | 1 | 1 | 1 | 1 | 1 | 1 | X7 Y7 |

Table 1. Address Decode Truth Table

## MT8808 ISO-CMOS




## Notes:

1. All dimensions and tolerances conform to ANSI Y14.5M-1982
2. Dimensions D1 and E1 do not include mould protrusions.

Allowable mould protrusion is 0.010 " per side. Dimensions D1 and E1
include mould protrusion mismatch and are determined at the
parting line, that is D1 and E1 are measured at the extreme material
condition at the upper or lower parting line.
3. Controlling dimensions in Inches.
4. " $N$ " is the number of terminals.
5. Not To Scale

6 . Dimension $R$ required for $120^{\circ}$ minimum bend.

| © Zarink Semiconductor 2002 All rights reserved. |  |  |  | ZARLINK <br> SEMICONDUCTOR |  | Package Code QA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ISSUE | 1 | 2 | 3 |  | Previous package codes | Package Outline for |
| ACN | 5958 | 207469 | 212422 |  |  | $28 \text { lead PLCC }$ |
| DATE | 15Aug94 | 10Sep99 | 22Mar02 |  |  |  |
| APPRD. |  |  |  |  |  | GヤOOOO2 |

## For more information about all Zarlink products visit our Web Site at

 www.zarlink.comInformation relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's $I^{2} \mathrm{C}$ components conveys a licence under the Philips $\mathrm{I}^{2} \mathrm{C}$ Patent rights to use these components in and $\mathrm{I}^{2} \mathrm{C}$ System, provided that the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright Zarlink Semiconductor Inc. All Rights Reserved.

