


Description

CXK581021J are 131,072-word × 8-bit high speed CMOS static RAMs suitable for use in high speed and low power applications where battery back up for nonvolatility is required.

Organized as 131,072 words by 8 bits, it operates from a single 5V supply.

Features



- Fast access time : (Access time)
CXK581021J-47 47ns (Max.)
- Low power operation : (Operation)
CXK581021J-47 300mW (Typ. Cycle=Min.)
- Single +5V supply : +5V ± 10%
- Fully static memory ... No clock or timing strobe required.
- Equal access and cycle time.
- Directly TTL compatible : All inputs and outputs.
- Available in 32 pin 400-mil SOJ

**Function**

131,072-word × 8-bit static RAM

Structure

Silicon gate CMOS IC

Block Diagram**Pin Configuration
(Top View)****Pin Description**

Symbol	Description
A0 to A16	Address input
I/O1 to I/O8	Data input output
CE1, CE2	Chip enable 1, 2 input
WE	Write enable input
OE	Output enable input
Vcc	+5V Power supply
GND	Ground
NC	No connection

Absolute Maximum Ratings

(Ta=25°C , GND=0V)

Item	Symbol	Rating	Unit
Supply voltage	Vcc	-0.5 * to +7.0	V
Input voltage	Vin	-0.5 * to Vcc+0.5	V
Input and output voltage	Vio	-0.5 * to Vcc+0.5	V
Allowable power dissipation	Pd	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +150	°C
Soldering temperature • time	Tsolder	260•10	°C•sec

* Vcc, Vin, Vio=-3.5V Min. for pulse width less than 20ns.

Truth Table

CE1	CE2	OE	WE	Mode	I/O1 to I/O8	Vcc current
H	X	X	X	Not selected	High Z	Isb1, Isb2
X	L	X	X	Not selected	High Z	Isb1, Isb2
L	H	H	H	Output disable	High Z	Icc2
L	H	L	H	Read	Data out	Icc2
L	H	X	L	Write	Data in	Icc2

X : "H" or "L"

DC Recommended Operating Conditions (Ta=0 to +70°C , GND=0V)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Input high voltage	ViH	2.2	—	Vcc+0.3	V
Input low voltage	ViL	-0.3 *	—	0.8	V

* ViL=-3.0V Min. for pulse width less than 20ns.

Electrical Characteristics**DC and operating characteristics**

(Vcc=5V ± 10%, GND=0V, Ta=0 to +70 °C)

Item	Symbol	Test conditions	Min.	Typ.*	Max.	Unit
Input leakage current	I _{LI}	V _{IN} =GND to V _{cc}	-2	—	2	μA
Output leakage current	I _{LO}	V _{IO} =GND to V _{cc} , CE1=V _{IH} or CE2=V _{IL} or OE=V _{IH} or WE=V _{IL}	-2	—	2	μA
Operating power supply current	I _{CC1}	CE1=V _{IL} , CE2=V _{IH} , V _{IN} =V _{IH} or V _{IL} , I _{OUT} =0mA	—	—	—	mA
Average operating current	I _{CC2}	Cycle=Min., Duty=100%, I _{OUT} =0mA	—	—	130	mA
Standby current	I _{SB1}	CE1 ≥ V _{cc} -0.2V or CE2 ≤ 0.2V, V _{IN} ≥ V _{cc} -0.2V or V _{IN} ≤ 0.2V	—	0.01	2	mA
	I _{SB2}	CE1=V _{IH} or CE2=V _{IL} , Cycle=Min.	—	—	55	mA
Output high voltage	V _{OH}	I _{OH} =-4.0mA	2.4	—	—	V
Output low voltage	V _{OL}	I _{OL} =8.0mA	—	—	0.4	V

* V_{cc}=5V, Ta=25 °C**I/O capacitance**


(Ta=25 °C, f=1MHz)

Item	Symbol	Test Conditions	Min.	Max.	Unit
Input capacitance	C _{IN}	V _{IN} =0V	—	7	pF
I/O capacitance	C _{I/O}	V _{I/O} =0V	—	7	pF

* This parameter is sampled and is not 100% tested.

AC characteristics**• AC test conditions (V_{cc}=5V ± 10%, Ta=0 to +70 °C)**

Item	Conditions
Input pulse high level	V _{IH} =3.0V
Input pulse low level	V _{IL} =0V
Input rise time	t _r =5ns
Input fall time	t _f =5ns
Input and output reference level	1.5V
Output load	Fig. 1



5

* 1. C_L includes scope and jig capacitances.* 2. For t_{LZ1}, t_{LZ2}, t_{OZ}, t_{HZ1}, t_{HZ2}, t_{OHZ}, t_{OW}, t_{WHZ}**Fig. 1**

• Read cycle

Item	Symbol	Min.	Max.	Unit
Read cycle time	t _{RC}	47	—	ns
Address access time	t _{AA}	—	47	ns
Chip enable access time (CE1)	t _{CO1}	—	47	ns
Chip enable access time (CE2)	t _{CO2}	—	47	ns
Output enable to output valid	t _{OE}	—	25	ns
Output hold from address change	t _{OH}	5	—	ns
Chip enable to output in low Z (CE1, CE2)	t _{LZ1} *, t _{LZ2} *	5	—	ns
Output enable to output in low Z (OE)	t _{OLZ} *	0	—	ns
Chip disable to output in high Z (CE1, CE2)	t _{HZ1} *, t _{HZ2} *	0	20	ns
Output disable to output in high Z (OE)	t _{OHZ} *	0	20	ns
Chip enable to power up time (CE1, CE2)	t _{PU}	0	—	ns
Chip enable to power down time (CE1, CE2)	t _{PD}	—	47	ns


• Write cycle

Item	Symbol	Min.	Max.	Unit
Write cycle time	t _{WC}	47	—	ns
Address valid to end of write	t _{AW}	40	—	ns
Chip enable to end of write	t _{CW}	40	—	ns
Data to write time overlap	t _{DW}	20	—	ns
Data hold from write time	t _{DH}	0	—	ns
Write pulse width	t _{WP}	35	—	ns
Address set up time	t _{AS}	0	—	ns
Write recovery time (WE, CE1)	t _{WR1}	3	—	ns
Write recovery time (CE2)	t _{WR2}	5	—	ns
Output active from end of write	t _{OW} *	5	—	ns
Write to output in high Z	t _{WHZ} *	0	15	ns


* Transition is measured $\pm 500\text{mV}$ from steady voltage with specified loading in Fig. 1 (2). This parameter is sampled and not 100% tested.

Timing Waveform


- Read cycle (1) : $\overline{CE1}=\overline{OE}=V_{IL}$, $CE2=V_{IH}$, $\overline{WE}=V_{IH}$




- Read cycle (2) : $\overline{WE}=V_{IH}$




- Write cycle (1) : \overline{WE} control



- Write cycle (2) : $\overline{CE1}$ control



- Write cycle (3) : $CE2$ control



* During I/O pins are in the output state, the data input signals of opposite phase to the output must not be applied.

Data Retention Characteristics


(Ta=0 to 70 °C)

Item	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Data retention voltage	V _{DR}	*	2.0	—	5.5	V
Data retention current	I _{CCDR1}	V _{CC} =3.0V *	—	—	150	μA
	I _{CCDR2}	V _{CC} =2.0 to 5.5V *	—	0.01	2	mA
Data retention setup time	t _{CDRS}	Chip disable to data retention mode	0	—	—	ns
Recovery time	t _R		5	—	—	ms


* CE1 \geq V_{CC} - 0.2V, CE2 \geq V_{CC} - 0.2V (CE1 control) or CE2 \leq 0.2V (CE2 control)

Data retention waveform

- Low supply voltage data retention waveform (1) (CE1 control)




- Low supply voltage data retention waveform (2) (CE2 control)




Example of Representative Characteristics

Supply current vs. Supply voltage




V_{CC} - Supply voltage (V)

Supply current vs. Cycle time




$1/t_{RC}, 1/t_{WC}$ - Cycle time (MHz)

Standby current vs. Supply voltage




V_{CC} - Supply voltage (V)

Supply current vs. Ambient temperature




T_a - Ambient temperature (°C)

Standby current vs. Ambient temperature









T_a - Ambient temperature (°C)

Standby current vs. Ambient temperature



T_a - Ambient temperature (°C)

Access time vs. Supply voltage**Access time vs. Ambient temperature****Access time vs. Load capacitance****Input voltage level vs. Supply voltage****Output current vs. Output voltage****Output current vs. Output voltage**

Package Outline Unit : mm

32 pin SOJ (Plastic) 400 mil 1.3g

