## FEATURES

## 256 Position

$10 \mathrm{k} \Omega$, $100 \mathrm{k} \Omega, 1 \mathrm{M} \Omega$
Low Tempco $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
Internal Power ON Midscale Preset
Single Supply 2.7 V to 5.5 V or
Dual Supply $\pm 2.7 \mathrm{~V}$ for AC or Bipolar Operation
$I^{2}$ C-Compatible Interface with Reaback Capability
Extra Programmable Logic Outputs

## APPLICATIONS

Multimedia, Video and Audio
Communications
Mechanical Potentiometer Replacement
Instrumentation: Gain, Offset Adjustment
Programmable Voltage-to-Current Conversion
Line Impedance Matching

## GENERAL DESCRIPTION

The AD5241/AD5242 provides a single-/dual-channel, 256position digitally controlled variable resistor (VR) device. These devices perform the same electronic adjustment function as a potentiometer, trimmer or variable resistor. Each VR offers a completely programmable value of resistance, between the A terminal and the wiper, or the B terminal and the wiper. For AD5242, the fixed A-to-B terminal resistance of $10 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ or $1 \mathrm{M} \Omega$ has a $1 \%$ channel-to-channel matching tolerance. Nominal temperature coefficient of both parts is $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
Wiper position programming defaults to midscale at system power ON. Once powered, the VR wiper position is programmed by an $\mathrm{I}^{2} \mathrm{C}$-compatible 2-wire serial data interface. Both parts have available two extra programmable logic outputs that enable users to drive digital loads, logic gates, LED drivers, and analog switches in their system.
The AD5241/AD5242 is available in surface-mount (SO-14/-16) packages and, for ultracompact solutions, TSSOP-14/-16 packages. All parts are guaranteed to operate over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. For 3-wire, SPI-compatible interface applications, please refer to AD5200, AD5201, AD5203, AD5204, AD5206, AD5231, AD5232*, AD5235*, AD7376, AD8400, AD8402, and AD8403 products.
*Nonvolatile digital potentiometer.
$\mathrm{I}^{2} \mathrm{C}$ is a registered trademark of Philips Corporation.
REV. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAM


## AD5241/AD5242-SPECIFICATIONS

$10 \mathrm{k} \Omega, 100 \mathrm{k} \Omega, 1 \mathrm{M} \Omega$ VERSION
$\left(\mathrm{V}_{D D}=3 \mathrm{~V} \pm 10 \%\right.$ or $5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{A}}=+\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ unless otherwise noted.)

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS, RHEOSTAT M <br> Resistor Differential Nonlinearity ${ }^{2}$ <br> Resistor Integral Nonlinearity ${ }^{2}$ <br> Nominal Resistor Tolerance <br> Resistance Temperature Coefficient Wiper Resistance | $\begin{aligned} & \mathrm{R}-\mathrm{DNL} \\ & \mathrm{R}-\mathrm{INL} \\ & \Delta \mathrm{R} \\ & \Delta \mathrm{R} \\ & \mathrm{R}_{\mathrm{AB}} / \Delta \mathrm{T} \\ & \mathrm{R}_{\mathrm{W}} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { tions apply to all VRs.) } \\ & \mathrm{R}_{\mathrm{WB}}, \mathrm{~V}_{\mathrm{A}}=\mathrm{NC} \\ & \mathrm{R}_{\mathrm{WB}}, \mathrm{~V}_{\mathrm{A}}=\mathrm{NC} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{RAB}=10 \mathrm{k} \Omega \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{RAB}=100 \mathrm{k} \Omega / 1 \mathrm{M} \Omega \\ & \mathrm{~V}_{\mathrm{AB}}=\mathrm{V}_{\mathrm{DD}}, \text { Wiper }=\text { No Connect } \\ & \mathrm{I}_{\mathrm{W}}=\mathrm{V}_{\mathrm{DD}} / \mathrm{R}, \mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V} \text { or } 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -1 \\ & -2 \\ & -30 \\ & -30 \end{aligned}$ | $\begin{aligned} & \pm 0.4 \\ & \pm 0.5 \\ & \\ & 30 \\ & 60 \end{aligned}$ | $\begin{aligned} & +1 \\ & +2 \\ & +30 \\ & +50 \\ & \\ & 120 \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \\ & \% \\ & \% \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \Omega \end{aligned}$ |
| DC CHARACTERISTICS, POTENTIOM <br> Resolution <br> Differential Nonlinearity ${ }^{3}$ <br> Integral Nonlinearity ${ }^{3}$ <br> Voltage Divider Temperature Coefficient Full-Scale Error Zero-Scale Error | TER DIVID <br> N <br> DNL <br> INL <br> $\Delta \mathrm{V}_{\mathrm{W}} / \Delta \mathrm{T}$ <br> $\mathrm{V}_{\mathrm{WFSE}}$ <br> $\mathrm{V}_{\text {wZSE }}$ | MODE (Specifications apply to all VRs.) $\begin{aligned} & \text { Code }=80_{\mathrm{H}} \\ & \text { Code }=\mathrm{FF}_{\mathrm{H}} \\ & \text { Code }=00_{\mathrm{H}} \end{aligned}$ | $\begin{aligned} & 8 \\ & -1 \\ & -2 \\ & -1 \\ & 0 \end{aligned}$ | $\begin{aligned} & \pm 0.4 \\ & \pm 0.5 \\ & 5 \\ & -0.5 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & +1 \\ & +2 \end{aligned}$ | Bits <br> LSB <br> LSB <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> LSB <br> LSB |
| RESISTOR TERMINALS <br> Voltage Range ${ }^{4}$ <br> Capacitance ${ }^{5}$ A, B Capacitance ${ }^{5}$ W Common-Mode Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{A}, \mathrm{~B}, \mathrm{~W}} \\ & \mathrm{C}_{\mathrm{A}, \mathrm{~B}} \\ & \mathrm{C}_{\mathrm{W}} \\ & \mathrm{I}_{\mathrm{CM}} \end{aligned}$ | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz}, \text { Measured to GND, Code }=80_{\mathrm{H}} \\ & \mathrm{f}=1 \mathrm{MHz}, \text { Measured to GND, Code }=80_{\mathrm{H}} \\ & \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{W}} \end{aligned}$ | $\mathrm{V}_{\text {ss }}$ | $\begin{aligned} & 45 \\ & 60 \\ & 1 \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{pF} \\ & \mathrm{pF} \\ & \mathrm{nA} \end{aligned}$ |
| DIGITAL INPUTS <br> Input Logic High (SDA and SCL) <br> Input Logic Low (SDA and SCL) <br> Input Logic High (AD0 and AD1) <br> Input Logic Low (AD0 and AD1) <br> Input Logic High <br> Input Logic Low <br> Input Current <br> Input Capacitance ${ }^{5}$ | $\mathrm{V}_{\mathrm{IH}}$ <br> $\mathrm{V}_{\mathrm{IL}}$ <br> $\mathrm{V}_{\mathrm{IH}}$ <br> $\mathrm{V}_{\mathrm{IL}}$ <br> $\mathrm{V}_{\mathrm{IH}}$ <br> $\mathrm{V}_{\text {IL }}$ <br> $\mathrm{I}_{\mathrm{IL}}$ <br> CIL | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.7 \mathrm{~V}_{\mathrm{DD}} \\ & -0.5 \\ & 2.4 \\ & 0 \\ & 2.1 \\ & 0 \end{aligned}$ | $3$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}+0.5 \\ & +0.3 \mathrm{~V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{DD}} \\ & 0.8 \\ & \mathrm{~V}_{\mathrm{DD}} \\ & 0.6 \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |
| DIGITAL OUTPUT <br> Output Logic Low (SDA) Output Logic Low ( $\mathrm{O}_{1}$ and $\mathrm{O}_{2}$ ) Output Logic High ( $\mathrm{O}_{1}$ and $\mathrm{O}_{2}$ ) Three-State Leakage Current (SDA) Output Capacitance ${ }^{5}$ | $\mathrm{V}_{\mathrm{OL}}$ <br> $\mathrm{V}_{\text {OL }}$ <br> $\mathrm{V}_{\text {OL }}$ <br> $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{I}_{\mathrm{OZ}}$ <br> $\mathrm{C}_{\mathrm{OZ}}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=6 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{SINK}}=1.6 \mathrm{~mA} \\ & \mathrm{I}_{\text {SOURCE }}=40 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \end{aligned}$ | 4 |  | $\begin{aligned} & 0.4 \\ & 0.6 \\ & 0.4 \\ & \\ & \pm 1 \\ & 8 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |
| POWER SUPPLIES <br> Power Single-Supply Range Power Dual-Supply Range Positive Supply Current Negative Supply Current Power Dissipation ${ }^{6}$ Power Supply Sensitivity | $\mathrm{V}_{\text {DD RANGE }}$ <br> $\mathrm{V}_{\text {DD/SS RANGE }}$ <br> $\mathrm{I}_{\mathrm{DD}}$ <br> $\mathrm{I}_{\mathrm{SS}}$ <br> $P_{\text {DISS }}$ <br> PSS | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{SS}}=-2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+2.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \end{aligned}$ | 2.7 <br> $\pm 2.3$ <br> $-0.01$ | $\begin{aligned} & 0.1 \\ & +0.1 \\ & 0.5 \\ & +0.00 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & \pm 2.7 \\ & 50 \\ & -50 \\ & 250 \\ & +0.01 \end{aligned}$ | V V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{W}$ <br> \%/\% |
| DYNAMIC CHARACTERISTICS ${ }^{5,7,8}$ <br> Bandwidth -3 dB <br> Total Harmonic Distortion <br> $\mathrm{V}_{\mathrm{w}}$ Settling Time <br> Resistor Noise Voltage | BW_10 k $\Omega$ <br> BW_100 k $\Omega$ <br> BW_1 M $\Omega$ <br> $\mathrm{THD}_{\mathrm{w}}$ <br> $\mathrm{t}_{\mathrm{s}}$ <br> $\mathrm{e}_{\mathrm{N} \text {. WB }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega, \text { Code }=80_{\mathrm{H}} \\ & \mathrm{R}_{\mathrm{AB}}=100 \mathrm{k} \Omega, \text { Code }=80_{\mathrm{H}} \\ & \mathrm{R}_{\mathrm{AB}}=1 \mathrm{M} \Omega, \text { Code }=80_{\mathrm{H}} \\ & \mathrm{~V}_{\mathrm{A}}=1 \mathrm{Vrms}+2 \mathrm{~V} \mathrm{dc}, \\ & \mathrm{~V}_{\mathrm{B}}=2 \mathrm{~V} \mathrm{dc}, \mathrm{f}=1 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \pm 1 \mathrm{LSB} \text { Error Band, } \\ & \mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{WB}}=5 \mathrm{k} \Omega, \mathrm{f}=1 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 650 \\ & 69 \\ & 6 \\ & 0.005 \\ & 2 \\ & 14 \end{aligned}$ |  | kHz <br> kHz <br> kHz <br> \% <br> $\mu \mathrm{s}$ <br> $\mathrm{nV} \sqrt{\mathrm{Hz}}$ |


| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTERFACE TIMING CHARACTERISTICS (Applies to all parts. ${ }^{5,9}$ ) |  |  |  |  |  |  |
| SCL Clock Frequency | $\mathrm{f}_{\text {SCL }}$ |  | 0 |  | 400 | kHz |
| $\mathrm{t}_{\text {BUF }}$ Bus Free Time Between STOP and START | $\mathrm{t}_{1}$ |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{HD} ; \text { STA }}$ Hold Time (Repeated START) | $\mathrm{t}_{2}$ | After this period the first clock pulse is generated. | 600 |  |  | ns |
| $\mathrm{t}_{\text {Low }}$ Low Period of SCL Clock | $\mathrm{t}_{3}$ |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ High Period of SCL Clock | $\mathrm{t}_{4}$ |  | 0.6 |  | 50 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU; }}$ STA Setup Time for START Condition | $\mathrm{t}_{5}$ |  | 600 |  |  | ns |
| $\mathrm{t}_{\mathrm{HD} ; \text { Dat }}$ Data Hold Time | $\mathrm{t}_{6}$ |  |  |  | 900 | ns |
| $\mathrm{t}_{\text {SU; Dat }}$ Data Setup Time | $\mathrm{t}_{7}$ |  | 100 |  |  | ns |
| $\mathrm{t}_{\mathrm{R}}$ Rise Time of Both | $\mathrm{t}_{8}$ |  |  |  | 300 | ns |
| SDA and SCL Signals |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{F}}$ Fall Time of Both SDA and SCL Signals | $\mathrm{t}_{9}$ |  |  |  | 300 | ns |
| $\mathrm{t}_{\text {SU; STO }}$ Setup Time for STOP Condition | $\mathrm{t}_{10}$ |  |  |  |  |  |
| NOTES |  |  |  |  |  |  |
| ${ }^{1}$ Typicals represent average readings at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$. |  |  |  |  |  |  |
| ${ }^{2}$ Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. See Figure 10 test circuit. |  |  |  |  |  |  |
| ${ }^{3} \mathrm{INL}$ and DNL are measured at $\mathrm{V}_{\mathrm{W}}$ with the RDAC configured as a potentiometer divider similar to a voltage output $\mathrm{D} / \mathrm{A}$ converter. $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{B}}=0 \mathrm{~V}$. DNL specification limits of $\pm 1$ LSB maximum are Guaranteed Monotonic operating conditions. See Figure 9 test circuit. |  |  |  |  |  |  |
| ${ }^{4}$ Resistor terminals A, B, W have no limitations on polarity with respect to each other. |  |  |  |  |  |  |
| ${ }^{5}$ Guaranteed by design and not subject to production test. |  |  |  |  |  |  |
| ${ }^{6} \mathrm{P}_{\text {DISS }}$ is calculated from ( $\mathrm{I}_{\mathrm{DD}} \times \mathrm{V}_{\mathrm{DD}}$ ). CMOS logic level inputs result in minimum power dissipation. |  |  |  |  |  |  |
| ${ }^{7}$ Bandwidth, noise, and settling time are dependent on the terminal resistance value chosen. The lowest R value results in the fastest settling time and highest bandwidth. The highest R value results in the minimum overall power consumption. |  |  |  |  |  |  |
| ${ }^{8}$ All dynamic characteristics use $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$. |  |  |  |  |  |  |
| Specifications subject to change without notice. | ${ }^{9}$ See timing diagram for location of measured values. |  |  |  |  |  |

## AD5241/AD5242

## ABSOLUTE MAXIMUM RATINGS*

$\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, unless otherwise noted)
$\mathrm{V}_{\mathrm{DD}}$ to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 , +7 V
VSs to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V , -7 V
$\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\text {SS }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
$\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{W}}$ to $\mathrm{GND} \ldots . .$.
$\mathrm{A}_{\mathrm{X}}-\mathrm{B}_{\mathrm{X}}, \mathrm{A}_{\mathrm{X}}-\mathrm{W}_{\mathrm{X}}, \mathrm{B}_{\mathrm{X}}-\mathrm{W}_{\mathrm{X}}$ at $10 \mathrm{k} \Omega$ in TSSOP-14 $\ldots \pm 5.0 \mathrm{~mA}^{*}$
$\mathrm{A}_{\mathrm{X}}-\mathrm{B}_{\mathrm{X}}, \mathrm{A}_{\mathrm{X}}-\mathrm{W}_{\mathrm{X}}, \mathrm{B}_{\mathrm{X}}-\mathrm{W}_{\mathrm{X}}$ at $100 \mathrm{k} \Omega$ in TSSOP-14..$\pm 1.5 \mathrm{~mA}^{*}$
$\mathrm{A}_{\mathrm{X}}-\mathrm{B}_{\mathrm{X}}, \mathrm{A}_{\mathrm{X}}-\mathrm{W}_{\mathrm{X}}, \mathrm{B}_{\mathrm{X}}-\mathrm{W}_{\mathrm{X}}$ at $1 \mathrm{M} \Omega$ in TSSOP-14 $\ldots \pm 0.5 \mathrm{~mA}^{*}$
Digital Input Voltage to GND ...................... $0 \mathrm{~V}, 7 \mathrm{~V}$
Operating Temperature Range . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Thermal Resistance $\theta_{\mathrm{JA}}$ |  |
| :---: | :---: |
| SOIC (SO-14) | $158^{\circ} \mathrm{C} / \mathrm{W}$ |
| SOIC (SO-16) | $73^{\circ} \mathrm{C} / \mathrm{W}$ |
| TSSOP-14 | $206^{\circ} \mathrm{C} / \mathrm{W}$ |
| TSSOP-16 | $180^{\circ} \mathrm{C} / \mathrm{W}$ |
| Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}} \mathrm{max}$ ) | $150^{\circ} \mathrm{C}$ |
| Package Power Dissipation $\mathrm{P}_{\mathrm{D}}=\left(\mathrm{T}_{\mathrm{J}} \mathrm{max}-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$ |  |
| Storage Temperature . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Lead Temperatures |  |
| R-14, R-16, RU-14, RU-16 (Vapor Phase, 60 sec | $215^{\circ} \mathrm{C}$ |
| R-14, R-16, RU-14, RU-16 (Infrared, 15 sec ) | $220^{\circ} \mathrm{C}$ |

[^0]ORDERING GUIDE

| Model | Number of Channels | End to End $\mathbf{R}_{\mathrm{AB}}(\boldsymbol{\Omega})$ | Temperature Range ( ${ }^{\circ} \mathrm{C}$ ) | Package Description | Package Option | \#Devices per Container |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD5241BR10 | 1 | 10 k | -40 to +85 | SO-14 | R-14 | 56 |
| AD5241BR10-REEL7 | 1 | 10 k | -40 to +85 | SO-14 | R-14 | 1000 |
| AD5241BRU10-REEL7 | 1 | 10 k | -40 to +85 | TSSOP-14 | RU-14 | 1000 |
| AD5241BR100 | 1 | 100 k | -40 to +85 | SO-14 | R-14 | 56 |
| AD5241BR100-REEL7 | 1 | 100 k | -40 to +85 | SO-14 | R-14 | 1000 |
| AD5241BRU100-REEL7 | 1 | 100 k | -40 to +85 | TSSOP-14 | RU-14 | 1000 |
| AD5241BR1M | 1 | 1 M | -40 to +85 | SO-14 | R-14 | 56 |
| AD5241BR1M-REEL7 | 1 | 1 M | -40 to +85 | SO-14 | R-14 | 1000 |
| AD5241BRU1M-REEL7 | 1 | 1 M | -40 to +85 | TSSOP-14 | RU-14 | 1000 |
| AD5242BR10 | 2 | 10 k | -40 to +85 | SO-16 | R-16A | 48 |
| AD5242BR10-REEL7 | 2 | 10 k | -40 to +85 | SO-16 | R-16A | 1000 |
| AD5242BRU10-REEL7 | 2 | 10 k | -40 to +85 | TSSOP-16 | RU-16 | 1000 |
| AD5242BR100 | 2 | 100 k | -40 to +85 | SO-16 | R-16A | 48 |
| AD5242BR100-REEL7 | 2 | 100 k | -40 to +85 | SO-16 | R-16A | 1000 |
| AD5242BRU100-REEL7 | 2 | 100 k | -40 to +85 | TSSOP-16 | RU-16 | 1000 |
| AD5242BR1M | 2 | 1 M | -40 to +85 | SO-16 | R-16A | 48 |
| AD5242BR1M-REEL7 | 2 | 1 M | -40 to +85 | SO-16 | R-16A | 1000 |
| AD5242BRU1M-REEL7 | 2 | 1 M | -40 to +85 | TSSOP-16 | RU-16 | 1000 |

## NOTES

1. The AD5241/AD5242 die size is 69 mil $\times 78$ mil, 5,382 sq. mil. Contains 386 transistors for each channel. Patent Number 5495245 applies.
2. TSSOP packaged units are only available in 1,000-piece quantity Tape and Reel.

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5241/AD5242 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

AD5241 PIN CONFIGURATION


AD5242 PIN CONFIGURATION


## AD5241 PIN FUNCTION DESCRIPTIONS

| Pin | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $\mathrm{A}_{1}$ | Resistor Terminal $\mathrm{A}_{1}$ |
| 2 | $\mathrm{W}_{1}$ | Wiper Terminal W ${ }_{1}$ |
| 3 | $\mathrm{B}_{1}$ | Resistor Terminal $\mathrm{B}_{1}$ |
| 4 | $\mathrm{V}_{\mathrm{DD}}$ | Positive power supply, specified for operation from 2.2 V to 5.5 V . |
| 5 | $\overline{\text { SHDN }}$ | Active low, asynchronous connection of the Wiper W to Terminal B, and open circuit of Terminal A. RDAC register contents unchanged. $\overline{\text { SHDN }}$ should tie to $V_{D D}$ if not used. |
| 6 | SCL | Serial Clock Input |
| 7 | SDA | Serial Data Input/Output |
| 8 | AD0 | Programmable address bit for multiple package decoding. Bits AD0 and AD1 provide four possible addresses. |
| 9 | AD1 | Programmable address bit for multiple package decoding. Bits AD0 and AD1 provide four possible addresses. |
| 10 | DGND | Common Ground |
| 11 | $\mathrm{V}_{\text {SS }}$ | Negative power supply, specified for operation from 0 V to -2.7 V . |
| 12 | $\mathrm{O}_{2}$ | Logic Output Terminal $\mathrm{O}_{2}$ |
| 13 | NC | No Connect |
| 14 | $\mathrm{O}_{1}$ | Logic Output Terminal $\mathrm{O}_{1}$ |

## AD5242 PIN FUNCTION DESCRIPTIONS

| Pin | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $\mathrm{O}_{1}$ | Logic Output Terminal $\mathrm{O}_{1}$ |
| 2 | $\mathrm{A}_{1}$ | Resistor Terminal $\mathrm{A}_{1}$ |
| 3 | $\mathrm{W}_{1}$ | Wiper Terminal $\mathrm{W}_{1}$ |
| 4 | $\mathrm{B}_{1}$ | Resistor Terminal $\mathrm{B}_{1}$ |
| 5 | $\mathrm{V}_{\mathrm{DD}}$ | Positive power supply, specified for operation from 2.2 V to 5.5 V . |
| 6 | $\overline{\text { SHDN }}$ | Active low, asynchronous connection of the Wiper W to Terminal B, and open circuit of Terminal A. RDAC register contents unchanged. $\overline{\text { SHDN }}$ should tie to $V_{D D}$ if not used. |
| 7 | SCL | Serial Clock Input |
| 8 | SDA | Serial Data Input/Output |
| 9 | AD0 | Programmable address bit for multiple package decoding. Bits AD0 and AD1 provide four possible addresses. |
| 10 | AD1 | Programmable address bit for multiple package decoding. Bits AD0 and AD1 provide four possible addresses. |
| 11 | DGND | Common Ground |
| 12 | $\mathrm{V}_{\text {SS }}$ | Negative power supply, specified for operation from 0 V to -2.7 V . |
| 13 | $\mathrm{O}_{2}$ | Logic Output Terminal $\mathrm{O}_{2}$ |
| 14 | $\mathrm{B}_{2}$ | Resistor Terminal $\mathrm{B}_{2}$ |
| 15 | $\mathrm{W}_{2}$ | Wiper Terminal $\mathrm{W}_{2}$ |
| 16 | $\mathrm{A}_{2}$ | Resistor Terminal $\mathrm{A}_{2}$ |



Figure 1. Detail Timing Diagram
Data of AD5241/AD5242 is accepted from the $\mathrm{I}^{2} \mathrm{C}$ bus in the following serial format:

where:
S = Start Condition
P = Stop Condition
A = Acknowledge
X = Don't Care
$\mathrm{AD} 1, \mathrm{AD} 0=$ Package pin programmable address bits. Must be matched with the logic states at pins AD1 and AD0.
$\underline{R} / \bar{W}=$ Read Enable at High and output to SDA. Write Enable at Low.
$\overline{\mathrm{A}} / \mathrm{B}=\mathrm{RDAC}$ sub address select. ' 0 ' for RDAC1 and ' 1 ' for RDAC2.
$\mathrm{RS}=$ Midscale reset, active high.
$\mathrm{SD}=$ Shutdown in active high. Same as $\overline{\text { SHDN }}$ except inverse logic.
$\mathrm{O}_{1}, \mathrm{O}_{2}=$ Output logic pin latched values.
D7, D6, D5, D4, D3, D2, D1, D0 = Data Bits.


Figure 2. Writing to the RDAC Serial Register


Figure 3. Reading Data from a Previously Selected RDAC Register in Write Mode

## Typical Performance Characteristics-AD5241/AD5242



TPC 1. RDNL vs. Code


TPC 2. RINL vs. Code


TPC 3. DNL vs. Code


TPC 4. INL vs. Code


TPC 5. Nominal Resistance vs. Temperature


TPC 6. Supply Current vs. Logic Input Voltage


TPC 7. Shutdown Current vs. Temperature


TPC 8. $\Delta V_{W B} / \Delta T$ Potentiometer Mode Tempco


TPC 9. $\Delta R_{\text {wB }} / \Delta T$ Rheostat Mode Tempco


TPC 10. Incremental Wiper Contact vs. $V_{D D} / V_{S S}$


TPC 11. Supply Current vs. Frequency


TPC 12. AD5242 10 k $\Omega$ Gain vs. Frequency vs. Code


TPC 13. AD5242 $100 \mathrm{k} \Omega$ Gain vs. Frequency vs. Code


TPC 14. AD5242 1 M Gain vs. Frequency vs. Code

## OPERATION

The AD5241/AD5242 provides a single-/dual-channel, 256position digitally controlled variable resistor (VR) device. The terms VR, RDAC, and programmable resistor are commonly used interchangeably to refer to digital potentiometer.
To program the VR settings, refer to the Digital Interface section. Both parts have an internal power ON preset that places the wiper in midscale during power-on, which simplifies the fault condition recovery at power-up. In addition, the shutdown SHDN pin of AD5241/AD5242 places the RDAC in an almost zero power consumption state where Terminal $A$ is open circuited and the Wiper W is connected to Terminal B, resulting in only leakage current being consumed in the VR structure. During shutdown, the VR latch contents are maintained when the RDAC is inactive. When the part is returned from shutdown, the stored VR setting will be applied to the RDAC.


Figure 4. AD5241/AD5242 Equivalent RDAC Circuit

## PROGRAMMING THE VARIABLE RESISTOR

## Rheostat Operation

The nominal resistance of the RDAC between Terminals A and B are available in $10 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$, and $1 \mathrm{M} \Omega$. The final two or three digits of the part number determine the nominal resistance value, e.g. $10 \mathrm{k} \Omega=10 ; 100 \mathrm{k} \Omega=100 ; 1 \mathrm{M} \Omega=1 \mathrm{M}$. The nominal resistance ( $\mathrm{R}_{\mathrm{AB}}$ ) of the VR has 256 contact points accessed by the wiper terminal, plus the $B$ terminal contact. The 8-bit data in the RDAC latch is decoded to select one of the 256 possible settings. Assume a $10 \mathrm{k} \Omega$ part is used; the wiper's first connection starts at the $B$ terminal for data $00_{\mathrm{H}}$. Since there is a $60 \Omega$ wiper contact resistance, such connection yields a minimum of $60 \Omega$ resistance between terminals $W$ and B. The second connection is the first tap point corresponds to $99 \Omega\left(\mathrm{R}_{\mathrm{WB}}=\mathrm{R}_{\mathrm{AB}} / 256+\mathrm{R}_{\mathrm{W}}=39+60\right)$ for data $01_{\mathrm{H}}$. The third connection is the next tap point representing $138 \Omega(39 \times 2+60)$ for data $02_{\mathrm{H}}$ and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at $10021 \Omega\left[\mathrm{R}_{\mathrm{AB}}-1 \mathrm{LSB}+\mathrm{R}_{\mathrm{W}}\right]$. Figure 4 shows a simplified diagram of the equivalent RDAC circuit where the last resistor string will not be accessed; therefore, there is 1 LSB less of the nominal resistance at full scale in addition to the wiper resistance.
The general equation determining the digitally programmed resistance between W and B is:

$$
\begin{equation*}
R_{W B}(D)=\frac{D}{256} \times R_{A B}+R_{W} \tag{1}
\end{equation*}
$$

where:
$D$ is the decimal equivalent of the binary code between 0 and 255 which is loaded in the 8 -bit RDAC register.
$R_{A B}$ is the nominal end-to-end resistance.
$R_{W}$ is the wiper resistance contributed by the on-resistance of the internal switch.
Again, if $R_{A B}=10 \mathrm{k} \Omega$ and A terminal can be either open circuit or tied to W , the following output resistance at $R_{W B}$ will be set for the following RDAC latch codes.

| $\mathbf{D}$ <br> $(\mathbf{D E C})$ | $\mathbf{R}_{\mathrm{WB}}$ <br> $(\boldsymbol{\Omega})$ | Output State |
| :--- | :--- | :--- |
| 255 | 10021 | Full-Scale $\left(\mathrm{R}_{\mathrm{WB}}-1 \mathrm{LSB}+\mathrm{R}_{\mathrm{W}}\right)$ |
| 128 | 5060 | Midscale |
| 1 | 99 | 1 LSB |
| 0 | 60 | Zero-Scale (Wiper Contact Resistance) |

Note that in the zero-scale condition a finite wiper resistance of $60 \Omega$ is present. Care should be taken to limit the current flow between W and B in this state to a maximum current of no more than $\pm 20 \mathrm{~mA}$. Otherwise, degradation or possible destruction of the internal switch contact can occur.
Similar to the mechanical potentiometer, the resistance of the RDAC between the Wiper W and Terminal A also produces a digitally controlled resistance $\mathrm{R}_{\mathrm{WA}}$. When these terminals are used, the B terminal can be opened or tied to the wiper terminal. Setting the resistance value for $\mathrm{R}_{\mathrm{WA}}$ starts at a maximum value of resistance and decreases as the data loaded in the latch increases in value. The general equation for this operation is:

$$
\begin{equation*}
R_{W A}(D)=\frac{256-D}{256} \times R_{A B}+R_{W} \tag{2}
\end{equation*}
$$

For $R_{A B}=10 \mathrm{k} \Omega$ and B terminal can be either open circuit or tied to W. The following output resistance $R_{W A}$ will be set for the following RDAC latch codes.

| D <br> (DEC) | $\mathbf{R}_{\mathrm{WA}}$ <br> $(\boldsymbol{\Omega})$ | Output State |
| :--- | :--- | :--- |
| 255 | 99 | Full-Scale |
| 128 | 5060 | Midscale |
| 1 | 10021 | 1 LSB |
| 0 | 10060 | Zero-Scale |

The typical distribution of the nominal resistance $\mathrm{R}_{\mathrm{AB}}$ from channel-to-channel matches within $\pm 1 \%$ for AD5242. Device-to-device matching is process lot dependent and it is possible to have $\pm 30 \%$ variation. Since the resistance element is processed in thin film technology, the change in $\mathrm{R}_{\mathrm{AB}}$ with temperature has no more than $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ temperature coefficient.

## PROGRAMMING THE POTENTIOMETER DIVIDER

## Voltage Output Operation

The digital potentiometer easily generates output voltages at wiper-to-B and wiper-to-A to be proportional to the input voltage at A-to-B. Unlike the polarity of $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$, which must be positive, voltage across $\mathrm{A}-\mathrm{B}, \mathrm{W}-\mathrm{A}$, and $\mathrm{W}-\mathrm{B}$ can be at either polarity provided that $\mathrm{V}_{\text {SS }}$ is powered by a negative supply.
If ignoring the effect of the wiper resistance for approximation, connecting A terminal to 5 V and B terminal to ground produces an output voltage at the wiper-to-B starting at zero volt up to 1 LSB less than 5 V . Each LSB of voltage is equal to the voltage applied across Terminal AB divided by the 256 position of the potentiometer divider. Since AD5241/AD5242 can be supplied by dual supplies, the general equation defining the output voltage at $\mathrm{V}_{\mathrm{W}}$ with respect to ground for any valid input voltage applied to Terminals A and B is:

$$
\begin{equation*}
V_{W}(D)=\frac{D}{256} V_{A}+\frac{256-D}{256} V_{B} \tag{3}
\end{equation*}
$$

which can be simplified to

$$
\begin{equation*}
V_{W}(D)=\frac{D}{256} V_{A B}+V_{B} \tag{4}
\end{equation*}
$$

where $D$ is decimal equivalent of the binary code between 0 to 255 which is loaded in the 8 -bit RDAC register.
For more accurate calculation including the effects of wiper resistance, $\mathrm{V}_{\mathrm{W}}$ can be found as:

$$
\begin{equation*}
V_{W}(D)=\frac{R_{W B}(D)}{R_{A B}} V_{A}+\frac{R_{W A}(D)}{R_{A B}} V_{B} \tag{5}
\end{equation*}
$$

where $R_{W B}(D)$ and $R_{W A}(D)$ can be obtained from Equations 1 and 2.
Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent on the ratio of the internal resistors $\mathrm{R}_{\mathrm{WA}}, \mathrm{R}_{\mathrm{WB}}$, and not the absolute values; therefore, the temperature drift reduces to $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

## DIGITAL INTERFACE

## 2-Wire Serial Bus

The AD5241/AD5242 are controlled via an $\mathrm{I}^{2} \mathrm{C}$-compatible serial bus. The RDACs are connected to this bus as slave devices.
Referring to Figures 2 and 3, the first byte of AD5241/AD5242 is a Slave Address Byte. It has a 7 -bit slave address and a R $\overline{\mathrm{W}}$ bit. The 5 MSBs are 01011 and the following two bits are determined by the state of the AD 0 and AD 1 pins of the device. AD 0 and AD1 allow users to use up to four of these devices on one bus.
The 2-wire $\mathrm{I}^{2} \mathrm{C}$ serial bus protocol operates as follows:

1. The master initiates data transfer by establishing a START condition, which is when a high-to-low transition on the SDA line occurs while SCL is high, Figure 2. The following byte is the Slave Address Byte, Frame 1, which consists of the 7-bit slave address followed by an $\mathrm{R} / \overline{\mathrm{W}}$ bit (this bit determines whether data will be read from or written to the slave device).
The slave whose address corresponds to the transmitted address will respond by pulling the SDA line low during the ninth clock pulse (this is termed the Acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register. If the $\mathrm{R} / \overline{\mathrm{W}}$ bit is high, the master will read from the slave device. If the $\mathrm{R} / \overline{\mathrm{W}}$ bit is low, the master will write to the slave device.
2. A Write operation contains an extra Instruction Byte more than the Read operation. Such Instruction Byte, Frame 2, in Write mode follows the Slave Address Byte. The MSB of the Instruction Byte labeled $\overline{\mathrm{A}} / \mathrm{B}$ is the RDAC subaddress select. A "low" selects RDAC1 and a "high" selects RDAC2 for the dual-channel AD5242. Set $\bar{A} / B$ to low for AD5241. The second MSB, RS, is the Midscale reset. A logic high of this bit moves the wiper of a selected RDAC to the center tap where $\mathrm{R}_{\mathrm{WA}}=\mathrm{R}_{\mathrm{WB}}$. The third MSB, SD, is a shutdown bit. A logic high on SD causes the RDAC open circuit at Terminal A while shorting wiper to Terminal B. This operation yields almost a $0 \Omega$ in rheostat mode or zero volt in potentiometer mode. This SD bit serves the same function as the $\overline{\text { SHDN }}$ pin except $\overline{\text { SHDN }}$ pin reacts to active low. The following two
bits are $\mathrm{O}_{2}$ and $\mathrm{O}_{1}$. They are extra programmable logic output that users can use to drive other digital loads, logic gates, LED drivers, and analog switches, etc. The three LSBs are DON'T CARE. See Figure 2.
3. After acknowledging the Instruction Byte, the last byte in Write mode is the Data Byte, Frame 3. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an "Acknowledge" bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL, Figure 2.
4. Unlike the Write mode, the Data Byte follows immediately after the acknowledgment of the Slave Address Byte in the Read mode, Frame 2. Data is transmitted over the serial bus in sequences of nine clock pulses (slight difference with the Write mode, there are eight data bits followed by a "No Acknowledge" bit). Similarly, the transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL, Figure 3.
5. When all data bits have been read or written, a STOP condition is established by the master. A STOP condition is defined as a low-to-high transition on the SDA line while SCL is high. In Write mode, the master will pull the SDA line high during the tenth clock pulse to establish a STOP condition (see Figure 2). In Read mode, the master will issue a No Acknowledge for the ninth clock pulse (i.e., the SDA line remains high). The master will then bring the SDA line low before the tenth clock pulse which goes high to establish a STOP condition (see Figure 3).
A repeated Write function gives the user flexibility to update the RDAC output a number of times after addressing and instructing the part only once. During the Write cycle, each Data byte will update the RDAC output. For example, after the RDAC has acknowledged its Slave Address and Instruction Bytes, the RDAC output will be updated. If another byte is written to the RDAC while it is still addressed to a specific slave device with the same instruction, this byte will update the output of the selected slave device. If different instructions are needed, the Write mode has to start a whole new sequence with a new Slave Address, Instruction, and Data Bytes transferred again. Similarly, a repeated Read function of the RDAC is also allowed.

## MULTIPLE DEVICES ON ONE BUS

Figure 5 shows four AD5242 devices on the same serial bus. Each has a different slave address since the state of their AD0 and AD1 pins are different. This allows each RDAC within each device to be written to or read from independently. The master device output bus line drivers are open-drain pull-downs in a fully $I^{2} \mathrm{C}$-compatible interface. Note, a device will be addressed properly only if the bit information of AD0 and AD1 in the Slave Address Byte matches with the logic inputs at pins AD0 and AD1 of that particular device.


## LEVEL-SHIFT FOR BIDIRECTIONAL INTERFACE

While most old systems may be operated at one voltage, a new component may be optimized at another. When they operate the same signal at two different voltages, a proper method of levelshifting is needed. For instance, one can use a $3.3 \mathrm{~V} \mathrm{E}^{2} \mathrm{PROM}$ to interface with a 5 V digital potentiometer. A level-shift scheme is needed in order to enable a bidirectional communication so that the setting of the digital potentiometer can be stored to and retrieved from the $\mathrm{E}^{2} \mathrm{PROM}$. Figure 6 shows one of the techniques. M1 and M2 can be N-Ch FETs 2N7002 or low threshold FDV301N if $\mathrm{V}_{\mathrm{DD}}$ falls below 2.5 V.


Figure 6. Level-Shift for Different Voltage Devices Operation


Figure 7. Output Stage of Logic Output $O_{1}$

## READBACK RDAC VALUE

AD5241/AD5242 allows user to read back the RDAC values in Read Mode. However, for AD5242 dual channel device, the channel of interest is the one that is previously selected in Write Mode. In the case that users need to read the RDAC values of both channels in AD5242, they can program the first subaddress in the Write Mode and then change to the Read Mode to read the first channel value. After that, they can change back to the Write Mode with the second subaddress and finally read the second channel value in the Read Mode again. Note that it is not necessary for users to issue the Frame 3 Data Byte in the Write Mode for subsequent readback operation. Users should refer to Figures 2 and 3 for the programming format.

## ADDITIONAL PROGRAMMABLE LOGIC OUTPUT

AD5241/AD5242 features additional programmable logic outputs, $\mathrm{O}_{1}$ and $\mathrm{O}_{2}$, which can be used to drive digital load, analog switches, and logic gates. The logic states of $\mathrm{O}_{1}$ and $\mathrm{O}_{2}$ can be programmed in Frame 2 of the Write Mode (see Figure 2). Figure 7 shows the output stage $\mathrm{O}_{1}$ where the logic levels are equal to the supply levels and the current driving capability reaches tenths of mA .
All digital inputs are protected with a series input resistor and parallel Zener ESD structures shown in Figure 8. This applies to digital input pins SDA, SCL, and $\overline{\text { SHDN }}$.

Figure 5. Multiple AD5242 Devices on One Bus


Figure 8. ESD Protection of Digital Pins

## Test Circuits

Test Circuits 1 to 9 define the test conditions used in the product specification table.


Test Circuit 1. Potentiometer Divider Nonlinearity Error (INL, DNL)


Test Circuit 2. Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)


Test Circuit 3. Wiper Resistance


Test Circuit 4. Power Supply Sensitivity (PSS, PSRR)


Test Circuit 5. Inverting Gain


Figure 9. ESD Protection of Resistor Terminals


Test Circuit 6. Noninverting Gain


Test Circuit 7. Gain vs. Frequency


Test Circuit 8. Incremental ON Resistance


Test Circuit 9. Common-Mode Leakage Current

## DIGITAL POTENTIOMETER SELECTION GUIDE

| Part <br> Number | Number <br> of VRs <br> per <br> Package ${ }^{1}$ | Terminal <br> Voltage <br> Range | Interface <br> Data <br> Control ${ }^{2}$ | Nominal <br> Resistance <br> ( $k \Omega$ ) | Resolution <br> (Number <br> of Wiper <br> Positions) | Power <br> Supply <br> Current <br> ( $\mathbf{I}_{\mathrm{DD}}$ ) | Packages | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD5201 | 1 | $\pm 3 \mathrm{~V},+5.5 \mathrm{~V}$ | 3-Wire | 10, 50 | 33 | $40 \mu \mathrm{~A}$ | $\mu$ SOIC-10 | Full AC Specs, Dual Supply, Pwr-On-Reset, Low Cost |
| AD5220 | 1 | 5.5 V | Up/Down | 10, 50, 100 | 128 | $40 \mu \mathrm{~A}$ | PDIP, SO-8, $\mu$ SOIC-8 | No Rollover, Pwr-On-Reset |
| AD7376 | 1 | $\pm 15 \mathrm{~V},+28 \mathrm{~V}$ | 3-Wire | 10, 50, 100, 1000 | 128 | $100 \mu \mathrm{~A}$ | $\begin{aligned} & \text { PDIP-14, SOL-16, } \\ & \text { TSSOP-14 } \end{aligned}$ | Single 28 V or Dual $\pm 15 \mathrm{~V}$ Supply Operation |
| AD5200 | 1 | $\pm 3 \mathrm{~V},+5.5 \mathrm{~V}$ | 3-Wire | 10, 50 | 256 | $40 \mu \mathrm{~A}$ | $\mu$ SOIC-10 | Full AC Specs, Dual Supply, Pwr-On-Reset |
| AD8400 | 1 | 5.5 V | 3-Wire | 1, 10, 50, 100 | 256 | $5 \mu \mathrm{~A}$ | SO-8 | Full AC Specs |
| AD5241 | 1 | $\pm 3 \mathrm{~V},+5.5 \mathrm{~V}$ | 2-Wire | 10, 100, 1000 | 256 | $50 \mu \mathrm{~A}$ | SO-14, TSSOP-14 | $\mathrm{I}^{2} \mathrm{C}$-Compatible, TC $<50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| AD5231* | 1 | $\pm 2.75 \mathrm{~V},+5.5 \mathrm{~V}$ | 3-Wire | 10, 50, 100 | 1024 | $10 \mu \mathrm{~A}$ | TSSOP-16 | Nonvolatile Memory, Direct Program, I/D, $\pm 6$ dB Settability |
| AD5222 | 2 | $\pm 3 \mathrm{~V},+5.5 \mathrm{~V}$ | Up/Down | 10, 50, 100, 1000 | 128 | $80 \mu \mathrm{~A}$ | SO-14, TSSOP-14 | No Rollover, Stereo, Pwr-OnReset, $\mathrm{TC}<50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| AD8402 | 2 | 5.5 V | 3-Wire | 1, 10, 50, 100 | 256 | $5 \mu \mathrm{~A}$ | $\begin{array}{\|l} \text { PDIP, SO-14, } \\ \text { TSSOP-14 } \end{array}$ | Full AC Specs, nA Shutdown Current |
| AD5232 | 2 | $\pm 2.75 \mathrm{~V},+5.5 \mathrm{~V}$ | 3-Wire | 10, 50, 100 | 256 | $10 \mu \mathrm{~A}$ | TSSOP-16 | Nonvolatile Memory, Direct Program, I/D, $\pm 6 \mathrm{~dB}$ Settability |
| AD5242 | 2 | $\pm 3 \mathrm{~V},+5.5 \mathrm{~V}$ | 2-Wire | 10, 100, 1000 | 256 | $50 \mu \mathrm{~A}$ | SO-16, TSSOP-16 | $\begin{aligned} & \mathrm{I}^{2} \mathrm{C} \text {-Compatible, TC } \\ & <50 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| AD5262* | 2 | $\pm 5 \mathrm{~V},+12 \mathrm{~V}$ | 3-Wire | 20, 50, 200 | 256 | $60 \mu \mathrm{~A}$ | TSSOP-16 | Medium Voltage Operation, TC $<50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| AD5203 | 4 | 5.5 V | 3-Wire | 10, 100 | 64 | $5 \mu \mathrm{~A}$ | $\begin{aligned} & \text { PDIP, SOL-24, } \\ & \text { TSSOP-24 } \\ & \hline \end{aligned}$ | Full AC Specs, nA Shutdown Current |
| AD5233* | 4 | $\pm 2.75 \mathrm{~V},+5.5 \mathrm{~V}$ | 3-Wire | 10, 50, 100 | 64 | $10 \mu \mathrm{~A}$ | TSSOP-16 | Nonvolatile Memory, Direct Program, I/D, $\pm 6 \mathrm{~dB}$ Settability |
| AD5204 | 4 | $\pm 3 \mathrm{~V},+5.5 \mathrm{~V}$ | 3-Wire | 10, 50, 100 | 256 | $60 \mu \mathrm{~A}$ | $\begin{aligned} & \text { PDIP, SOL-24, } \\ & \text { TSSOP-24 } \end{aligned}$ | Full AC Specs, Dual Supply, Pwr-On-Reset |
| AD8403 | 4 | 5.5 V | 3-Wire | 1, 10, 50, 100 | 256 | $5 \mu \mathrm{~A}$ | $\begin{array}{\|l} \hline \text { PDIP, SOL-24, } \\ \text { TSSOP-24 } \\ \hline \end{array}$ | Full AC Specs, nA Shutdown Current |
| AD5206 | 6 | $\pm 3 \mathrm{~V},+5.5 \mathrm{~V}$ | 3-Wire | 10, 50, 100 | 256 | $60 \mu \mathrm{~A}$ | $\begin{aligned} & \text { PDIP, SOL-24, } \\ & \text { TSSOP-24 } \end{aligned}$ | Full AC Specs, Dual Supply, Pwr-On-Reset |
| AD5260 | 1 | $\pm 5 \mathrm{~V},+15 \mathrm{~V}$ | 3-Wire | 20, 50, 200 | 256 | $60 \mu \mathrm{~A}$ | TSSOP-14 | TC $<50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| AD5207 | 2 | $\pm 3 \mathrm{~V},+5.5 \mathrm{~V}$ | 3-Wire | 10, 50, 100 | 256 | $40 \mu \mathrm{~A}$ | TSSOP-14 | Full AC Specs, SVO |
| AD5235 | 2 | $\pm 2.75 \mathrm{~V},+5.5 \mathrm{~V}$ | 3-Wire | 25, 250 | 1024 | $20 \mu \mathrm{~A}$ | TSSOP-16 | Nonvolatile Memory, TC $<50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |

## NOTES

*Future product, consult factory for latest status.
${ }^{1}$ VR stands for variable resistor. This term is used interchangeably with RDAC, programmable resistor, and digital potentiometer.
${ }^{2} 3$-wire interface is SPI- and microwire-compatible. 2-wire interface is $\mathrm{I}^{2} \mathrm{C}$-compatible.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

14-Lead TSSOP
(RU-14)


14-Lead SOIC
(R-14)


16-Lead TSSOP
(RU-16)


16-Lead SOIC
(R-16A)
(R-16A)


## Revision History

Location

Data Sheet changed from REV. 0 to REV. A.
Edits to FEATURES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Edits to FUNCTIONAL BLOCK DIAGRAMS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Edits to ABSOLUTE MAXIMUM RATINGS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Additions to ORDERING GUIDE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Edits to PIN FUNCTION DESCRIPTIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Edits to Figures 1, 2, 3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Addition of Readback RDAC Value and Additional Programmable Logic Output sections, and addition of new Figure 7 (which changed succeeding figure numbers)
Additions/edits to DIGITAL POTENTIOMETER SELECTION GUIDE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13


[^0]:    *Max Current increases at lower resistance and different packages.

