



### Factory Device Update

The following are all known device and document errors for the AMCC S5933 PCI Matchmaker revision QE and the 1998 device data book. The workarounds described below are factory suggestions and are not to imply the only or all possible solutions. Contact your local Field Application Engineer for new workaround developments. Also contact your AMCC FAE or local Insight Technical Sales Engineer for the latest design notes and data book corrections or see the AMCC home page at [www.amcc.com](http://www.amcc.com).

#### D8: Bus Master Burst Write Operation with an Asynchronous FIFO Interface

**Description:** When performing a bus master write to the PCI bus, if only one location of the FIFO remains full, the S5933 deasserts FRAME# on the next clock to indicate the last data phase is in progress. If another value is written from the add-on at the right moment, an internal condition may cause IRDY# to remain asserted to sustain the burst, but FRAME# has already been deasserted.

**Workaround:** Externally synchronizing WRFIFO# or WR# to BPCLK moves the rising edge of the write strobe to prevent this event from occurring. Request separate D8 applications note from your local FAE or Insight TSE for more detail.

**Status:** No factory plan to re-spin.

#### D14.1: False Add-On to PCI FIFO Empty Indication

**Description:** If the last data in the Add-On to PCI FIFO is written by the S5933 to the PCI bus and receives a target retry, the FWE output and Add-On to PCI FIFO status bits will go active, indicating that the FIFO is empty, even though the final data has not yet been transferred. This is only a problem when using Add-On initiated bus mastering when FWE is used as a condition to deassert AMWEN at the end of a bus master write. Using FWE in this way could cause AMWEN to be deasserted before the last bus master write has successfully completed.

**Workaround:** Instead of using FWE, the Add-On interrupt signal, IRQ#, can be configured to go active when the transfer count reaches zero. The transfer count is only updated when data is successfully written. Request separate D14.1 applications note from your local FAE or Insight TSE for more detail.

**NOTE:** When FWE and the status bits indicate that the Add-On to PCI FIFO is empty, there are 8 empty locations in the FIFO. The data for the transfer which received the retry is stored in a holding register and is not involved.

**Status:** No factory plan to re-spin.

#### D17: PCI to Add-On FIFO Loses Data when Written w/o all PCI Byte Enables Asserted

**Description:** When writing to the FIFO from the PCI side (as a target), if the byte enable for the specified byte lane is not active, then that data could be lost. The problem is encountered when the S5933 Operation Registers are mapped to I/O space and the FIFO is written to 16 bits at a time, alternating between bytes 0,1 and bytes 2,3. Under certain conditions internal to the S5933, when the byte enable for the FIFO advance byte lane is not active, the data written is not captured by the FIFO.

**Workaround 1:** Always write the FIFO with the byte enable that corresponds to the FIFO advance byte lane active.

**Workaround 2:** Always perform 32-bit FIFO writes from the PCI bus.

**Status:** No factory plan to re-spin.

# PCI Interface Device Summary

## S5933QE

### B1: PCI Bus Hang when PCI initiated Bus Mastering is Disabled and the S5933 has GNT#

Description: S5933 PCI initiated bus mastering hangs the bus when the S5933 gets GNT# when another master is disabling bus mastering through the MCSR register before the transfer count reaches 0. This only occurs when the PCI bus arbiter offers GNT# to the S5933 while another master is executing a transaction on the PCI bus. If the active transaction disables S5933 bus mastering, then the S5933 will start a bus master transaction, then realize its bus mastering is disabled and hang on the bus with FRAME# active.

Workaround 1: Use the S5933 transfer count register(s) going to 0 in order to get the S5933 to stop bus mastering before it is disabled through the MCSR. The transfer counts should be programmed for the number of bytes that need to be transferred. When that number of bytes has been transferred, the S5933 will get off the bus normally.

Workaround 2: Write the transfer count to 4. This safely aborts the bus master transfer after one more PCI transaction. Then bus mastering can be disabled through the MCSR.

Status: No factory plan to re-spin.

### B2: Bus Master Writes to Bus Master Read Address when Bus Master Write has priority over Bus Master Read

Description: When bus master writes are set up to have priority over bus master reads (MCSR register, bit 12=0, bit 8 =1) and both bus master writes and reads are enabled at the same time, then the S5933 could write to the read address.

Workaround: Set the bus master write and read to the same priority.

Status: : No factory plan to re-spin.

### 1998 Data Book Missing Data

Description: Page 3-176 figure 17 shows time  $t_{12}$  for ADR[6:2], BE[3:0] to DQ[31:0] valid. This is missing from table and should be 16 ns maximum for QE silicon. The same figure is missing the PTADR# high time of 12 ns min and PTADR# low to DQ[31:0] driven time of 13 ns.

Status: The 1999 data book will be updated.

### 1998 Data Book Description Error

Description: Page 3-78 describes FIFO reset functions for bits 25 and 26 of the AGCSTS register. These descriptions are swapped. Bit 25 performs the description for bit 26 and vice versa.

Status: The 1999 data book will be updated.

### B3: Asynchronous Reset of PCI Bus Signals

Description: The S5933 does not reset or tri-state its PCI bus signals on the assertion of motherboard system reset. The deassertion of reset and the first rising PCI clock edge initiate the tri-state of S5933 PCI output signals. The presence of the S5933 signals on the PCI bus while reset is asserted will cause bus contention when implementing the Hot Swap subsection of the *CompactPCI* specification.

Workaround: See the *CompactPCI* Hot Swap design note for a hardware solution when implementing Hot Swap.

Status: : No factory plan to re-spin.

# PCI Interface Device Summary

## S5933QE

**B4: SERR# and INTA# Driven during FLT# Assertion**

Description: Driving the FLT# signal low tri-states all S5933 pins with the exception of SDA, SCL, SERR# and INTA#. The SDA and SCL are unaffected by the FLT# signal. The SERR# and INTA# are driven low as long as FLT# is low.

Workaround: See the *CompactPCI* Hot Swap design note for a solution should the FLT# signal be required in a design.

Status: : No factory plan to re-spin.

**B5: Bus Master Data Loss Following a Master Abort or Special Cycle**

Description: The S5933 PCI Bus Master engine will read or write one DWORD using the wrong address when bus mastering resumes if, after S5933 bus ownership is lost, a special cycle or master abort occurs before the bus mastering resumes and is completed. This applies only to systems using chip sets which drive AD[31::11] to a logic one during master aborts and special cycles.

Workaround: A) Move the S5933 to a slot which does not assert IDSEL from an AD[31::11] logic one condition during special cycles or Master aborts.

B) Block the IDSEL signal to the S5933 from Add-On side before bus mastering.

C) Decode the CB/E signal when FRAME# is asserted and block IDSEL if not a configuration read or write.

Status: : No factory plan to re-spin.

**B6: REQ# Fall Time May Cause Arbiter/System Lock-Up**

Description: The S5933's PCI Bus REQ# output signal may not have enough drive power to provide a sufficient REQ# fall time for some arbiters. A slow fall time when used in systems containing a Winbond arbiter or Intel 440BX chip set may cause a system lock-up.

Workaround: Connect an external buffer between the S5933's REQ# output pin and the card's PCI Bus edge connector. The propagation delay of the buffer selected should not exceed 4 ns. An example low cost small SOT23 device from Fairchild Semiconductor can be seen at <http://www.fairchildsemi.com/pf/NC/NC7SZ126.html>.

Status: : No factory plan to re-spin.

**NOTE:** The 1997 S5933 data book incorporates many updates and clarifications over the Spring 1996 data book. The 1997 and 1998 data books reflect the S5933QB, QC and QE silicon functions and operation with the exception of each device's respective device summary documents.

# PCI Interface Device Summary

## S5933QE

---

The material in this document supersedes all previous documentation issued for any of the products included herein.

AMCC reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

AMCC does not assume any liability arising out of the application or use of any product or circuit described herein, neither does it convey any license under its patents rights nor the rights of others.

AMCC reserves the right to ship devices of higher grade in place of those of lower grade.

AMCC SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Copyright © 1998 Applied Micro Circuits Corporation

## Sales and Representatives Offices

### United States

#### Regional Sales Managers

Southwest	Mike Vogel	(949) 366-4105
Northwest	Sam Laymoun	(408) 289-1190
Mid-US	George Amundson	(972) 423-7989
Northeast	Dave Crary	(781) 270-0674
Southeast	Joey Carabetta	(919) 558-2003

#### Factory Application Engineers

Northwest	Issa Shokeh	(408) 289-1194
Mid-US	Wes Stalcup	(972) 422-7174
Northeast	Mike Sluyski	(781) 270-0674
Southeast	John King	(972) 509-0782

#### U.S. & Canada Distributor

Insight Electronics		
Sales & Locations		(800) 677-7716

#### Sales Representatives

Centaur North		
San Jose		(408) 894-0182
Century Tech. Sales		
Loveland, OH		(513) 677-5088
Westlake, OH		(216) 808-9171
Columbus, OH		(614) 433-7500
Wexford, PA		(412) 934-2326
Indianapolis, PA		(317) 876-0101
Lexington, KY		(606) 276-3164
Novi, MI		(248) 344-2550
CETAN		
Timonium, MD		(410) 453-0969
CompRep Associates		
Westwood, MA		(781) 329-3454
Customer 1st		
Bloomington, MN		(612) 851-7909
Overland, KS		(913) 895-9593
Delta Tech Sales		
Hatboro, PA		(215) 957-0600
Dynamic Tech		
Old Saybrook, CT		(860) 388-0130
ERA, Inc.		
Cammack, NY		(516) 543-0510
First Source		
Sandy, UT		(801) 561-1999
Glenn White Associates		
Huntsville, AL		(205) 882-6751
Duluth, GA		(770) 418-1500
Raleigh, NC		(919) 848-1931
Huntersville, NC		(704) 875-3777
Harper & Two		
San Diego, CA		(619) 549-5366
Signal Hill, CA		(562) 424-3030
L-Squared Ltd.		
Beaverton, OR		(503) 646-7747
Kirkland, WA		(206) 525-8555
Logic 1 Sales, Inc.		
Richardson, TX		(972) 234-0765
Austin, TX		(512) 345-2952
Houston, TX		(281) 444-7594
Luscombe Eng. Co.		
Longmont, CO		(303) 772-3342
Parker, CO		(303) 814-9725
Mega Technologies, Inc.		
Melbourne, FL		(407) 752-6767
Tampa, FL		(813) 797-8222
Wilton Manors, FL		(954) 563-1882
Phase II Marketing, Inc.		

Rolling Meadows, IL	(847) 577-9401
Brookfield, WI	(414) 797-9986

Quality Components	
Manlius, NY	(315) 682-8885

Quatra Associates	
Phoenix, AZ	(602) 753-5544
Albuquerque, NM	(505) 296-6781

### Europe/Israel

#### General Manager

Richard Matysiak	49-89-92404-217
------------------	-----------------

#### Factory Application Engineer

Giovanni Castellano	39-2-4986244
---------------------	--------------

#### Representatives

Denmark	Dan-Contact	45-39-683633
---------	-------------	--------------

France	A2M	33-1-46237900
--------	-----	---------------

	SilDesign	33-1-644-63576
--	-----------	----------------

Germany	Tekelec Airtronic	
---------	-------------------	--

	Munich	49-89-51640
--	--------	-------------

	Hamburg	49-453-429-1150
--	---------	-----------------

Israel	Eldis Technologies Ltd.	972-9-9562666
--------	-------------------------	---------------

Italy	ACSIS s.r.l.	39-248022522
-------	--------------	--------------

	ESCO Italiana SPA	39-2-2409241
--	-------------------	--------------

Netherlands	Tekelec Airtronic B.V.	31-79-346-1430
-------------	------------------------	----------------

Norway	Bit Elektronikk A.S.	47-66-77-65-00
--------	----------------------	----------------

U.K.	Amega Electronics	44-1256-305-330
------	-------------------	-----------------

Sweden	DipCom	46-8-752-2480
--------	--------	---------------

Switzerland	Ixlogic AG	41-1-434 78 10
-------------	------------	----------------

### Pacific Asia

#### General Manager

Sunny Chow	(619) 535-6526
------------	----------------

#### Factory Application Engineer

Michael Sedayao	(619) 535-6873
-----------------	----------------

#### Representatives

Korea	Buksung Ind. Co. Ltd.	82-2-866-1360
-------	-----------------------	---------------

Singapore	Gates Engineering Pte Ltd.	65-299-9937
-----------	----------------------------	-------------

Taiwan	Hsien Johnson Trading Co.	866-2-2999-8281
--------	---------------------------	-----------------

	Promate Elec Co. Ltd.	886-2-6590303
--	-----------------------	---------------

Japan	Teksel Co., Ltd.	81-35467-9104
-------	------------------	---------------

Hong Kong	Twin-Star Trading Co.	852-2341-4282
-----------	-----------------------	---------------

### Canada

#### Regional Sales Manager

Dave Crary	(781) 270-0674
------------	----------------

#### Factory Application Engineer

Mike Sluyski	(781) 270-0674
--------------	----------------

#### Representatives

Electronic Sales Prof.	
------------------------	--

Nepean, Ont.	(613) 828-6881
--------------	----------------

Toronto, Ont.	(905) 856-8448
---------------	----------------

St. Laurent, Que.	(514) 344-0420
-------------------	----------------

### Australia

Insight Electronics Pty Ltd.	61-3-9761-3455
------------------------------	----------------

### New Zealand

	64-9-636-5984
--	---------------

### India

Interex	91-80-640-663
---------	---------------