

# PIC18CXX2

# High-Performance Microcontrollers with 10-Bit A/D

# High Performance RISC CPU:

- C-compiler optimized architecture/instruction set
   Source code compatible with the PIC16CXX instruction set
- ★ Linear program memory addressing to 2M bytes
- ★ Linear data memory addressing to 4K bytes


	On-Chip Pr	On-Chip		
Device	EPROM (bytes)	# Single Word Instructions	RAM (bytes)	
PIC18C242	16K	8192	512	
PIC18C252	32K	16384	1536	
PIC18C442	16K	8192	512	
PIC18C452	32K	16384	1536	

- ★ Up to 10 MIPs operation:
  - DC 40 MHz osc./clock input
  - 4 MHz 10 MHz osc./clock input with PLL active
  - 16-bit wide instructions, 8-bit wide data path
  - Priority levels for interrupts
- ★ 8 x 8 Single Cycle Hardware Multiplier

# **Peripheral Features:**

- High current sink/source 25 mA/25 mA
- Three external interrupt pins
- **Timer0** module: 8-bit/16-bit timer/counter with 8-bit programmable prescaler
- Timer1 module: 16-bit timer/counter
- **Timer2** module: 8-bit timer/counter with 8-bit period register (time-base for PWM)
- **\* Timer3** module: 16-bit timer/counter
  - Secondary oscillator clock option Timer1/Timer3
  - Two Capture/Compare/PWM (CCP) modules. CCP pins that can be configured as:
    - Capture input: capture is 16-bit, max. resolution 6.25 ns (TCY/16)
    - Compare is 16-bit, max. resolution 100 ns (TCY)
    - PWM output: PWM resolution is 1- to 10-bit.
       Max. PWM freq. @:8-bit resolution = 156 kHz 10-bit resolution = 39 kHz
  - Master Synchronous Serial Port (MSSP) module. Two modes of operation:
    - 3-wire SPI<sup>™</sup> (supports all 4 SPI modes)
    - I<sup>2</sup>C<sup>™</sup> master and slave mode
  - Addressable USART module:
    - Supports interrupt on Address bit
  - Parallel Slave Port (PSP) module

# Pin Diagrams



# **Analog Features:**

- **10-bit Analog-to-Digital Converter** module (A/D) with:
  - Fast sampling rate
  - Conversion available during sleep
  - DNL = ±1 LSb, INL = ±1 LSb
- Programmable Low-Voltage Detection (LVD)
   module
  - Supports interrupt on low voltage detection
- Programmable Brown-out Reset (BOR)

# **Special Microcontroller Features:**


- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code-protection
- Power saving SLEEP mode
- Selectable oscillator options including:
  - 4X Phase Lock Loop (of primary oscillator)
  - Secondary Oscillator (32 kHz) clock input
- In-Circuit Serial Programming (ICSP™) via two pins


# **CMOS Technology:**

- Low-power, high-speed EPROM technology
- · Fully static design
- Wide operating voltage range (2.5V to 5.5V)
- Industrial and Extended temperature ranges
- Low-power consumption

www.DataSHeet4U.com

#### **Pin Diagrams**





© 7/99 Microchip Technology Inc.

#### **Table of Contents**

1.0	Device (	Dverview	5				
2.0	Oscillato	r Configurations	15				
3.0	Reset		23				
4.0	Memory	Organization	33				
5.0	Table Re	eads/Table Writes	53				
6.0	8 X 8 Ha	ırdware Multiplier	61				
7.0	Interrupt	S	65				
8.0	I/O Ports	۶ 	77				
9.0	Timer0	Aodule	93				
10.0	Timer1 N	Aodule	97				
11.0	Timer2	Aodule	. 102				
12.0		Aodule					
13.0		Compare/PWM (CCP) Modules					
14.0		Synchronous Serial Port (MSSP) Module					
		able Universal Synchronous Asynchronous Receiver Transmitter (USART)					
		nalog-to-Digital Converter (A/D) Module					
	0 Low Voltage Detect 175						
		Features of the CPU					
		on Set Summary					
		ment Support					
		I Characteristics					
		AC Characteristics Graphs and Tables					
	0	ng Information					
	ndix A:	Revision History					
	ndix B:	Device Differences					
	ndix C:	Conversion Considerations					
	ndix D:	Migration from Baseline to Enhanced Devices					
	ndix E:	Migration from Midrange to Enhanced Devices					
	ndix F:	Migration from High-end to Enhanced Devices					
		ort					
		nse					
PIC18	PIC18CXX2 Product Identification System						

# To Our Valued Customers

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

#### New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

#### Errata

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (602) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Corrections to this Data Sheet**

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

• Fill out and mail in the reader response form in the back of this data sheet.

• E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.

# 1.0 DEVICE OVERVIEW

This document contains device-specific information for the following four devices:

- 1. PIC18C242
- 2. PIC18C252
- 3. PIC18C442
- 4. PIC18C452


These devices come in 28 and 40-pin packages. The 28-pin devices do not have a Parallel Slave Port (PSP) implemented and the number of Analog-to-Digital (A/D) converter input channels is reduced to 5. An overview of features is shown in Table 1-1.

The following two figures are device block diagrams sorted by pin count; 28-pin for Figure 1-1 and 40-pin for Figure 1-2. The 28-pin and 40-pin pinouts are listed in Table 1-2 and Table 1-3 respectively.

Features	PIC18C242	PIC18C252	PIC18C442	PIC18C452
Operating Frequency	DC - 40 MHz			
Program Memory (Bytes)	16K	32K	16K	32K
Program Memory (Instructions)	8192	16384	8192	16384
Data Memory (Bytes)	512	1536	512	1536
Interrupt sources	16	16	17	17
I/O Ports	Ports A, B, C	Ports A, B, C	Ports A, B, C, D, E	Ports A, B, C, D, E
Timers	4	4	4	4
Capture/Compare/PWM modules	2	2	2	2
Serial Communications	MSSP, Addressable USART	MSSP, Addressable USART	MSSP, Addressable USART	MSSP, Addressable USART
Parallel Communications	_	—	PSP	PSP
10-bit Analog-to-Digital Module	5 input channels	5 input channels	8 input channels	8 input channels
Resets (and Delays)	POR, BOR, Reset Instruction, Stack Full, Stack Underflow (PWRT, OST)			
Programmable Low Voltage Detect	Yes	Yes	Yes	Yes
Programmable Brown-out Reset	Yes	Yes	Yes	Yes
Instruction Set	75 Instructions	75 Instructions	75 Instructions	75 Instructions
Packages	28-pin DIP 28-pin SOIC 28-pin JW	28-pin DIP 28-pin SOIC 28-pin JW	40-pin DIP 40-pin PLCC 40-pin TQFP 40-pin JW	40-pin DIP 40-pin PLCC 40-pin TQFP 40-pin JW

# TABLE 1-1: DEVICE FEATURES





www.DataSheet4U.com






TABLE 1-2:	PIC18C2X2 PINOUT I/O DESCRIPTIONS
------------	-----------------------------------

	Pin Number		Pin Bu	Buffer				
Pin Name	DIP	SOIC	Туре	Туре	Description			
MCLR/Vpp	1	1						
MCLR			I	ST	Master clear (reset) input. This pin is an active low reset			
					to the device.			
Vpp			Р		Programming voltage input.			
NC	—	—	—	_	These pins should be left unconnected.			
OSC1/CLKI	9	9						
OSC1			I	ST	Oscillator crystal input or external clock source input.			
					ST buffer when configured in RC mode. CMOS otherwise			
CLKI			I	CMOS	External clock source input. Always associated with			
					pin function OSC1. (See related OSC1/CLKIN,			
					OSC2/CLKOUT pins).			
OSC2/CLKO/RA6	10	10						
OSC2			0	—	Oscillator crystal output. Connects to crystal or			
CLKO			ο		resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4			
ULKU			0	_	the frequency of OSC1, and denotes the instruction			
					cycle rate.			
RA6			I/O	TTL	General Purpose I/O pin.			
			., C		PORTA is a bi-directional I/O port.			
RA0/AN0	2	2						
RA0	2	2	I/O	TTL	Digital I/O.			
ANO			", C	Analog	Analog input 0.			
RA1/AN1	3	3	-	, maneg				
RA1	0	Ŭ	I/O	TTL	Digital I/O.			
AN1			., C	Analog	Analog input 1.			
RA2/AN2/VREF-	4	4	-					
RA2	•		I/O	TTL	Digital I/O.			
AN2			I.	Analog	Analog input 2.			
VREF-			I	Analog	A/D Reference Voltage (Low) input.			
RA3/AN3/VREF+	5	5		Ū				
RA3			I/O	TTL	Digital I/O.			
AN3			I	Analog	Analog input 3.			
VREF+			I	Analog	A/D Reference Voltage (High) input.			
RA4/T0CKI	6	6						
RA4			I/O	ST/OD	Digital I/O. Open drain when configured as output.			
TOCKI			I	ST	Timer0 external clock input.			
RA5/AN4/SS/LVDIN	7	7						
RA5			I/O	TTL	Digital I/O.			
AN4			I	Analog	Analog input 4.			
SS				ST	SPI Slave Select input.			
LVDIN			I	Analog	Low Voltage Detect Input.			
RA6					See the OSC2/CLKO/RA6 pin.			
Legend: TTL = TTL	•	•			CMOS = CMOS compatible input or output			
ST = Schmi	itt Trigg	er input	with Cl	MOS levels				
I = Input					O = Output			
D - Dowor					OD - Open Drain (no D diado to \/pp)			

P = Power

OD = Open Drain (no P diode to VDD)

TABLE 1-2:	PIC18C2X2 PINOUT I/O DESCRIPTIONS (	Cont.'d)
------------	-------------------------------------	----------

Pin Name		Pin Number		Buffer	
Pin Name			Туре	Description	
					PORTB is a bi-directional I/O port. PORTB can be software
					programmed for internal weak pull-ups on all inputs.
RB0/INT0	21	21			
RB0			I/O	TTL	Digital I/O.
INT0			I	ST	External Interrupt 0.
RB1/INT1	22	22			
RB1			I/O	TTL	
INT1			I	ST	External Interrupt 1.
RB2/INT2	23	23			
RB2			I/O	TTL	Digital I/O.
INT2			I	ST	External Interrupt 2.
RB3/CCP2	24	24			
RB3			I/O	TTL	Digital I/O.
CCP2			I/O	ST	Capture2 input, Compare2 output, PWM2 output.
RB4	25	25	I/O	TTL	Digital I/O.
					Interrupt on change pin.
RB5	26	26	I/O	TTL	Digital I/O.
					Interrupt on change pin.
RB6	27	27	I/O	TTL	Digital I/O.
			., .		Interrupt on change pin.
			Ι	ST	ICSP programming clock.
RB7	28	28	I/O	TTL	Digital I/O.
					Interrupt on change pin.
			I/O	ST	ICSP programming data.
Legend: TTL = TTL	compat	iblo innu	ı+		CMOS = CMOS compatible input or output

Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels

CMOS = CMOS compatible input or output

I = Input

P = Power

O = Output

TABLE 1-2:	PIC18C2X2 PINOUT I/O DESCRIPTIONS (C	Cont.'d)
------------	--------------------------------------	----------

Dia Mara	Pin Number		Pin	Buffer	
Pin Name	DIP	SOIC	Туре	Туре	Description
					PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	11	11			
RC0			I/O	ST	Digital I/O.
T1OSO			0	—	Timer1 oscillator output.
T1CKI			I	ST	Timer1/Timer3 external clock input.
RC1/T1OSI/CCP2	12	12			
RC1			I/O	ST	Digital I/O.
T1OSI			I	CMOS	Timer1 oscillator input.
CCP2			I/O	ST	Capture2 input, Compare2 output, PWM2 output.
RC2/CCP1	13	13			
RC2			I/O	ST	Digital I/O.
CCP1			I/O	ST	Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	14	14			
RC3			I/O	ST	Digital I/O.
SCK			I/O	ST	Synchronous serial clock input/output for SPI mode.
SCL			I/O	ST	Synchronous serial clock input/output for I <sup>2</sup> C mode
RC4/SDI/SDA	15	15			
RC4			I/O	ST	Digital I/O.
SDI			I	ST	SPI Data In.
SDA			I/O	ST	I <sup>2</sup> C Data I/O.
RC5/SDO	16	16			
RC5			I/O	ST	Digital I/O.
SDO			0	—	SPI Data Out.
RC6/TX/CK	17	17			
RC6			I/O	ST	Digital I/O.
ТХ			0	—	USART Asynchronous Transmit.
CK			I/O	ST	USART Synchronous Clock.
					(See related RX/DT)
RC7/RX/DT	18	18			
RC7			I/O	ST	Digital I/O.
RX				ST	USART Asynchronous Receive.
DT			I/O	ST	USART Synchronous Data. (See related TX/CK)
Vss	8, 19	8, 19	Р		Ground reference for logic and I/O pins.
VDD	20	20	P		Positive supply for logic and I/O pins.
Legend: TTL = TTL			-		CMOS = CMOS compatible input or output

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

I = Input P = Power CMOS = CMOS compatible input or output

O = Output

TABLE 1-3: PI	C18C4X2 PINOUT I/O DESCRIPTIONS
---------------	---------------------------------

	Pin Number			Pin Buffer		
Pin Name	DIP	PLCC	TQFP	Туре	Туре	Description
MCLR/Vpp	1	2	18			
MCLR				I	ST	Master clear (reset) input. This pin is an active
				_		low reset to the device.
VPP				Р		Programming voltage input.
NC				—	_	These pins should be left unconnected.
OSC1/CLKI	13	14	30		<b>0T</b>	
OSC1				I	ST	Oscillator crystal input or external clock source input. ST buffer when configured in RC mode. CMOS otherwise.
CLKI				I	CMOS	External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKIN, OSC2/CLKOUT pins).
OSC2/CLKO/RA6	14	15	31			, , , , ,
OSC2				0	—	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode.
CLKO				0	—	In RC mode, OSC2 pin outputs CLKOUT, which has 1/4 the frequency of OSC1 and
RA6				I/O	TTL	denotes the instruction cycle rate. General Purpose I/O pin.
NA0				1/0	116	PORTA is a bi-directional I/O port.
RA0/AN0	2	3	19			
RA0	2	5	19	I/O	TTL	Digital I/O.
ANO				., C	Analog	Analog input 0.
RA1/AN1	3	4	20		Ū	
RA1				I/O	TTL	Digital I/O.
AN1				I	Analog	Analog input 1.
RA2/AN2/VREF-	4	5	21			
RA2				I/O	TTL	Digital I/O.
AN2					Analog	Analog input 2.
Vref-				I	Analog	A/D Reference Voltage (Low) input.
RA3/AN3/VREF+	5	6	22		<b>TT</b> 1	
RA3 AN3				I/O	TTL	Digital I/O.
ANS VREF+					Analog Analog	Analog input 3. A/D Reference Voltage (High) input.
RA4/T0CKI	6	7	22	'	Analog	A/D Reference voltage (Fligh) liput.
RA4/TOCKI RA4	6		23	I/O	ST/OD	Digital I/O. Open drain when configured as output
TOCKI				1/0	ST	Timer0 external clock input.
RA5/AN4/SS/LVDIN	7	8	24	•	01	
RA5/AN4/35/LVDIN RA5	1	0	24	I/O	TTL	Digital I/O.
AN4				1/0	Analog	Analog input 4.
SS				·	ST	SPI Slave Select input.
LVDIN				I	Analog	Low Voltage Detect Input.
RA6					2	See the OSC2/CLKO/RA6 pin.
Legend: TTL = TTL	compat	ible inpu	ıt		CMOS	S = CMOS compatible input or output
ST = Schmi				IOS lev		
I = Input					O = 0	utput

P = Power

Pin Number		Pin Buffer				
	DIP	PLCC	TQFP	Туре	Туре	Description
						PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
RB0/INT0	33	36	8			
RB0				I/O	TTL	Digital I/O.
INT0				I	ST	External Interrupt 0.
RB1/INT1	34	37	9			
RB1				I/O	TTL	
INT1				I	ST	External Interrupt 1.
RB2/INT2	35	38	10			
RB2				I/O	TTL	Digital I/O.
INT2				I	ST	External Interrupt 2.
RB3/CCP2	36	39	11			
RB3				I/O	TTL	Digital I/O.
CCP2				I/O	ST	Capture2 input, Compare2 output, PWM2 output.
RB4	37	41	14	I/O	TTL	Digital I/O.
						Interrupt on change pin.
RB5	38	42	15	I/O	TTL	Digital I/O.
						Interrupt on change pin.
RB6	39	43	16	I/O	TTL	Digital I/O.
						Interrupt on change pin.
				Ι	ST	ICSP programming clock.
RB7	40	44	17	I/O	TTL	Digital I/O.
						Interrupt on change pin.
				I/O	ST	ICSP programming data.

#### TABLE 1-3: PIC18C4X2 PINOUT I/O DESCRIPTIONS (Cont.'d)

Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels

I = Input

P = Power

CMOS = CMOS compatible input or output

O = Output

OD = Open Drain (no P diode to VDD)

www.DataSheet4U.com

# TABLE 1-3: PIC18C4X2 PINOUT I/O DESCRIPTIONS (Cont.'d)

Din Mana	Pi	in Numł	ber	Pin	Buffer	
Pin Name	DIP	PLCC	TQFP	Туре	Туре	Description
						PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI RC0 T1OSO T1CKI	15	16	32	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.
RC1/T1OSI/CCP2 RC1 T1OSI CCP2	16	18	35	I/O I I/O	ST CMOS ST	Digital I/O. Timer1 oscillator input. Capture2 input, Compare2 output, PWM2 output.
RC2/CCP1 RC2 CCP1	17	19	36	I/O I/O	ST ST	Digital I/O. Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL RC3 SCK SCL	18	20	37	I/O I/O	ST ST ST	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for
RC4/SDI/SDA RC4	23	25	42	1/O	ST	l <sup>2</sup> C mode. Digital I/O.
SDI SDA RC5/SDO	24	26	43	I I/O	ST ST	SPI Data In. I <sup>2</sup> C Data I/O.
RC5 SDO				I/O O	ST —	Digital I/O. SPI Data Out.
RC6/TX/CK RC6 TX CK	25	27	44	I/O O I/O	ST — ST	Digital I/O. USART Asynchronous Transmit. USART Synchronous Clock. (See related RX/DT)
RC7/RX/DT RC7 RX DT	26	29	1	I/O I I/O	ST ST ST	Digital I/O. USART Asynchronous Receive. USART Synchronous Data. (See related TX/CK)

Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I = Input

CMOS = CMOS compatible input or output

O = Output

P = Power

Dia Mara	Pin Number DIP PLCC TQFP		ber	Pin	Buffer	
Pin Name			TQFP	Туре	Туре	Description
						PORTD is a bi-directional I/O port. Parallel Slave Port (PSP) for interfacing to a micropro- cessor port. These pins have TTL input buffers when PSP module is enabled.
RD0/PSP0	19	21	38	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.
RD1/PSP1	20	22	39	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.
RD2/PSP2	21	23	40	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.
RD3/PSP3	22	24	41	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.
RD4/PSP4	27	30	2	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.
RD5/PSP5	28	31	3	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.
RD6/PSP6	29	32	4	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.
RD7/PSP7	30	33	5	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.
RE0/RD/AN5 RE0 RD	8	9	25	I/O	ST TTL	PORTE is a bi-directional I/O port. Digital I/O. Read control for parallel slave port.
AN5 RE1/WR/AN6 RE1 WR	9	10	26	I/O	Analog ST TTL	(See also WR and CS pins) Analog input 5. Digital I/O. Write control for parallel slave port.
AN6 RE2/ <del>CS</del> /AN7 <u>RE</u> 2	10	11	27	I/O	Analog ST	(See CS and RD pins) Analog input 6. Digital I/O.
CS AN7					TTL Analog	Chip Select control for parallel slave port. (See related RD and WR) Analog input 7.
Vss	12 21	13, 34	6, 29	Р	Analog	Ground reference for logic and I/O pins.
VDD	_	12, 35	0, 29 7, 28	г Р		Positive supply for logic and I/O pins.
Legend: TTL = TTL				Г	CMOS	S = CMOS compatible input or output

#### **TABLE 1-3:** PIC18C4X2 PINOUT I/O DESCRIPTIONS (Cont.'d)

ST = Schmitt Trigger input with CMOS levels

I = Input P = Power

O = Output

# 2.0 OSCILLATOR CONFIGURATIONS

# 2.1 Oscillator Types

The PIC18CXX2 can be operated in eight different oscillator modes. The user can program three configuration bits (FOSC2, FOSC1, and FOSC0) to select one of these eight modes:

- 1. LP Low Power Crystal
- 2. XT Crystal/Resonator
- 3. HS High Speed Crystal/Resonator
- 4. HS + PLL High Speed Crystal/Resonator with PLL enabled
- 5. RC External Resistor/Capacitor
- 6. RCIO External Resistor/Capacitor with I/O pin enabled
- 7. EC External Clock
- 8. ECIO External Clock with I/O pin enabled

# 2.2 <u>Crystal Oscillator/Ceramic</u> <u>Resonators</u>


In XT, LP, HS or HS-PLL oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections. An external clock source may also be connected to the OSC1 pin in these modes, as shown in Figure 2-2.

The PIC18CXX2 oscillator design requires the use of a parallel cut crystal.


**Note:** Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications.

#### FIGURE 2-1: CRYSTAL/CERAMIC RESONATOR OPER/

# RESONATOR OPERATION (HS, XT OR LP OSC CONFIGURATION)



# FIGURE 2-2: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)



#### TABLE 2-1: CERAMIC RESONATORS

Ranges Te	Ranges Tested:									
Mode	Freq	Freq OSC1 OSC2								
ХТ	455 kHz 2.0 MHz 4.0 MHz	68 - 100 pF 15 - 68 pF 15 - 68 pF								
HS	10 - 68 pF 10 - 22 pF	10 - 68 pF 10 - 22 pF								
These values are for design guidance only. See notes at bottom of page Resonators Used:										
455 kHz 🏑	Panasonie	Ó-A455K04B	± 0.3%							
2.0 MHz	Murata Erie C	SA2.00MG	± 0.5%							
4.0-MHZ	Murata Erie C	SA4.00MG	$\pm 0.5\%$							
8.0 MHz	Murata Erie CS	Murata Erie CSA8.00MT ± 0.5%								
16.0 MHz	Murata Erie CS	SA16.00MX	$\pm 0.5\%$							
All reso	onators used did	d not have built-in	capacitors.							

#### TABLE 2-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2
LP	32.0 kHz	33 pF	33 pF
	200 kHz	15 pF	15.0F
XT	200 kHz	47-68 pF	(47-68 pF)
	1.0 MHz	15 pF	\15 pF
	4.0 MHz	15 pt 5	🔨 15 pF
HS	4.0 MHz	(1/15pF)	15 pF
	8.0 MHX	15-33 pF	15-33 pF
	20.0 MHz	2 15-33 pF	15-33 pF
	25,014Hz	TBD	TBD
	values are at bottom of	<b>for design guida</b> ı page.	n <b>ce only.</b> See
	Crys	tals Used	
32.0 kHz	Epson C-00	01R32.768K-A	± 20 PPM
200 kHz	STD XTL 2	00.000KHz	± 20 PPM
1.0 MHz	ECS ECS-	± 50 PPM	
4.0 MHz	ECS ECS-4	± 50 PPM	
8.0 MHz	EPSON CA	-301 8.000M-C	± 30 PPM
20.0 MHz	EPSON CA	-301 20.000M-C	± 30 PPM


**Note 1:** Recommended values of C1 and C2 are identical to the ranges tested (Table 2-1).

- 2: Higher capacitance increases the stability of the oscillator, but also increases the startup time.
- **3:** Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
- 4: Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.

# 2.3 RC Oscillator

For timing insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 2-3 shows how the R/C combination is connected.

In the RC oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic.



#### FIGURE 2-3: RC OSCILLATOR MODE


The RCIO oscillator mode functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).

# 2.4 External Clock Input

The EC and ECIO oscillator modes require an external clock source to be connected to the OSC1 pin. The feedback device between OSC1 and OSC2 is turned off in these modes to save current. There is no oscillator startup time required after a Power-On-Reset or after a recovery from SLEEP mode.


In the EC oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-4 shows the pin connections for the EC oscillator mode.

# FIGURE 2-4: EXTERNAL CLOCK INPUT OPERATION (EC OSC CONFIGURATION)



The ECIO oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes Bit 6 of PORTA (RA6). Figure 2-5 shows the pin connections for the ECIO oscillator mode.

#### FIGURE 2-5: EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)




# 2.5 <u>HS/PLL</u>

A Phase Locked Loop circuit is provided as a programmable option for users that want to multiply the frequency of the incoming crystal oscillator signal by 4. For an input clock frequency of 10 MHz, the internal clock frequency will be multiplied to 40 MHz. This is useful for customers who are concerned with EMI due to high frequency crystals.

The PLL can only be enabled when the oscillator configuration bits are programmed for HS mode. If they are programmed for any other mode, the PLL is not enabled and the system clock will come directly from OSC1.

The PLL is one of the modes of the FOSC<2:0> configuration bits. The oscillator mode is specified during device programming.

A PLL lock timer is used to ensure that the PLL has locked before device execution starts. The PLL lock timer has a time-out that is called TPLL.



# FIGURE 2-6: PLL BLOCK DIAGRAM


FIGURE 2-7:

#### 2.6 Oscillator Switching Feature

The PIC18CXX2 devices include a feature that allows the system clock source to be switched from the main oscillator to an alternate low frequency clock source. For the PIC18CXX2 devices, this alternate clock source is the Timer1 oscillator. If a low-frequency crystal (32 KHz, for example) has been attached to the Timer1 oscillator pins and the Timer1 oscillator has

**DEVICE CLOCK SOURCES** 


been enabled, the device can switch to a low power execution mode. Figure 2-7 shows a block diagram of the system clock sources. The clock switching feature is enabled by programming the Oscillator Switching Enable (OSCSEN) bit in Configuration Register1H to a '0'. Clock switching is disabled in an erased device. See Section 9 for further details of the Timer1 oscillator. See Section 18.0 for Configuration Register details.



# 2.6.1 SYSTEM CLOCK SWITCH BIT

The system clock source switching is performed under software control. The system clock switch bit, SCS (OSCCON<0>) controls the clock switching. When the SCS bit is '0', the system clock source comes from the main oscillator that is selected by the FOSC configuration bits in Configuration Register1H. When the SCS bit is set, the system clock source will come from the Timer1 oscillator. The SCS bit is cleared on all forms of reset. Note: The Timer1 oscillator must be enabled to switch the system clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 control register (T1CON). If the Timer1 oscillator is not enabled, then any write to the SCS bit will be ignored (SCS bit forced cleared) and the main oscillator will continue to be the system clock source.

# Register 2-1: OSCCON Register



bit 7-1 Unimplemented: Read as '0'

bit 0 SCS: System Clock Switch bit

when OSCSEN configuration bit = '0' and T1OSCEN bit is set: 1 = Switch to Timer1 Oscillator/Clock pin 0 = Use primary Oscillator/Clock input pin when OSCSEN and T1OSCEN are in other states: bit is forced clear


Legend			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 2.6.2 OSCILLATOR TRANSITIONS

The PIC18CXX2 devices contain circuitry to prevent "glitches" when switching between oscillator sources. Essentially, the circuitry waits for eight rising edges of the clock source that the processor is switching to. This ensures that the new clock source is stable and that its pulse width will not be less than the shortest pulse width of the two clock sources.


A timing diagram indicating the transition from the main oscillator to the Timer1 oscillator is shown in Figure 2-8. The Timer1 oscillator is assumed to be running all the time. After the SCS bit is set, the processor is frozen at the next occurring Q1 cycle. After eight synchronization cycles are counted from the Timer1 oscillator, operation resumes. No additional delays are required after the synchronization cycles.





The sequence of events that takes place when switching from the Timer1 oscillator to the main oscillator will depend on the mode of the main oscillator. In addition to eight clock cycles of the main oscillator, additional delays may take place. If the main oscillator is configured for an external crystal (HS, XT, LP), then the transition will take place after an oscillator startup time (TOST) has occurred. A timing diagram indicating the transition from the Timer1 oscillator to the main oscillator for HS, XT and LP modes is shown in Figure 2-9.





If the main oscillator is configured for HS-PLL mode, an oscillator startup time (TOST) plus an additional PLL timeout (TPLL) will occur. The PLL timeout is typically 2 ms and allows the PLL to lock to the main oscillator fre-

quency. A timing diagram indicating the transition from the Timer1 oscillator to the main oscillator for HS-PLL mode is shown in Figure 2-10.





FIGURE 2-10: TIMING FOR TRANSITION BETWEEN TIMER1 AND OSC1 (HS WITH PLL)

If the main oscillator is configured in the RC, RCIO, EC or ECIO modes, there is no oscillator startup timeout. Operation will resume after eight cycles of the main oscillator have been counted. A timing diagram indicating the transition from the Timer1 oscillator to the main oscillator for RC, RCIO, EC and ECIO modes is shown in Figure 2-11.





#### 2.7 Effects of Sleep Mode on the On-chip Oscillator

When the device executes a SLEEP instruction, the onchip clocks and oscillator are turned off and the device is held at the beginning of an instruction cycle (Q1 state). With the oscillator off, the OSC1 and OSC2 signals will stop oscillating. Since all the transistor switching currents have been removed, sleep mode achieves the lowest current consumption of the device (only leakage currents). Enabling any on-chip feature that will operate during sleep will increase the current consumed during sleep. The user can wake from SLEEP through external reset, Watchdog Timer Reset or through an interrupt.

#### TABLE 2-3: OSC1 AND OSC2 PIN STATES IN SLEEP MODE

OSC Mode	OSC1 Pin	OSC2 Pin		
RC	Floating, external resistor should pull high	At logic low		
RCIO	Floating, external resistor should pull high	Configured as Port A, bit 6		
ECIO	Floating	Configured as Port A, bit 6		
EC	Floating	At logic low		
LP, XT, and HS	Feedback inverter disabled, at quies- cent voltage level	Feedback inverter disabled, at quies- cent voltage level		

See Table 3-1, in the "Reset" section, for time-outs due to Sleep and MCLR reset.

#### 2.8 <u>Power-up Delays</u>

Power up delays are controlled by two timers, so that no external reset circuitry is required for most applications. The delays ensure that the device is kept in RESET until the device power supply and clock are stable. For additional information on RESET operation, see the "Reset" section.

The first timer is the Power-up Timer (PWRT), which optionally provides a fixed delay of 72 ms (nominal) on power-up only (POR and BOR). The second timer is the Oscillator Start-up Timer OST, intended to keep the chip in RESET until the crystal oscillator is stable.

With the PLL enabled (HS/PLL oscillator mode), the time-out sequence following a power-on reset is different from other oscillator modes. The time-out sequence is as follows: First the PWRT time-out is invoked after a POR time delay has expired. Then the Oscillator Startup Timer (OST) is invoked. However, this is still not a sufficient amount of time to allow the PLL to lock at high frequencies. The PWRT timer is used to provide an additional fixed 2ms (nominal) time-out to allow the PLL ample time to lock to the incoming clock frequency.



NOTES:

# 3.0 RESET

The PIC18CXXX differentiates between various kinds of reset:

- a) Power-on Reset (POR)
- b) MCLR reset during normal operation
- c) MCLR reset during SLEEP
- d) Watchdog Timer (WDT) Reset (during normal operation)
- e) Programmable Brown-out Reset (BOR)
- f) Reset Instruction
- g) Stack Full reset
- h) Stack Underflow reset


Most registers are unaffected by a reset. Their status is unknown on POR and unchanged by all other resets. The other registers are forced to a "reset state" on Power-on Reset, MCLR, WDT reset, Brown-out Reset, MCLR reset during SLEEP and by the RESET instruction.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register,  $\overline{RI}$ ,  $\overline{TO}$ ,  $\overline{PD}$ ,  $\overline{POR}$  and  $\overline{BOR}$ , are set or cleared differently in different reset situations, as indicated in Table 3-2. These bits are used in software to determine the nature of the reset. See Table 3-3 for a full description of the reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 3-1.

The Enhanced MCU devices have a  $\overline{\text{MCLR}}$  noise filter in the  $\overline{\text{MCLR}}$  reset path. The filter will detect and ignore small pulses.

A WDT reset does not drive MCLR pin low.




#### FIGURE 3-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

# 3.1 Power-On Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected. To take advantage of the POR circuitry, just tie the  $\overline{\text{MCLR}}$  pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A maximum rise time for VDD is specified (parameter D004). For a slow rise time, see Figure 3-2.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met. Brown-out Reset may be used to meet the voltage start-up condition.

#### FIGURE 3-2: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
  - R < 40 kΩ is recommended to make sure that the voltage drop across R does not violate the device's electrical specification.
  - **3:**  $R1 = 100\Omega$  to 1 k $\Omega$  will limit any current flowing into  $\overline{MCLR}$  from external capacitor C in the event of  $\overline{MCLR}/VPP$  pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

#### 3.2 <u>Power-up Timer (PWRT)</u>

The Power-up Timer provides a fixed nominal time-out (parameter #33) only on power-up from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip-to-chip due to VDD, temperature and process variation. See DC parameter #33 for details.

#### 3.3 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter #32). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

#### 3.4 PLL Lock Timeout

With the PLL enabled, the timeout sequence following a power-on reset is different from other oscillator modes. A portion of the Power-up Timer is used to provide a fixed timeout that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock timeout (TPLL) is typically 2 ms and follows the oscillator startup timeout (OST).

#### 3.5 Brown-Out Reset (BOR)

A configuration bit, BOREN, can disable (if clear/programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below parameter D005 for greater than parameter #35, the brown-out situation will reset the chip. A reset may not occur if VDD falls below parameter D005 for less than parameter #35. The chip will remain in Brown-out Reset until VDD rises above BVDD. The Power-up Timer will then be invoked and will keep the chip in RESET an additional time delay (parameter #33). If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer will execute the additional time delay.

# 3.6 <u>Time-out Sequence</u>

On power-up, the time-out sequence is as follows: First, PWRT time-out is invoked after the POR time delay has expired. Then, OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 3-3, Figure 3-4, Figure 3-5, Figure 3-6 and Figure 3-7 depict time-out sequences on power-up.

TABLE 3-1:	TIME-OUT IN VARIOUS SITUATIONS

Since the time-outs occur from the POR pulse, if  $\overline{\text{MCLR}}$  is kept low long enough, the time-outs will expire. Bringing  $\overline{\text{MCLR}}$  high will begin execution immediately (Figure 3-5). This is useful for testing purposes or to synchronize more than one PIC18CXXX device operating in parallel.

Table 3-2 shows the reset conditions for some Special Function Registers, while Table 3-3 shows the reset conditions for all the registers.

Oscillator	Power-up <sup>(2)</sup>			Wake-up from SLEEP or	
Configuration	PWRTE = 0	PWRTE = 1	(0)	Oscillator Switch	
HS with PLL enabled (1)	72 ms + 1024Tosc + 2ms	1024Tosc + 2 ms	72 ms + 1024Tosc + 2ms	1024Tosc + 2 ms	
HS, XT, LP	72 ms + 1024Tosc	1024Tosc	72 ms + 1024Tosc	1024Tosc	
EC	72 ms	—	72 ms	_	
External RC	72 ms	—	72 ms		

**Note 1:** 2 ms = Nominal time required for the 4x PLL to lock.

2: 72 ms is the nominal power-up timer delay

#### Register 3-1: RCON Register Bits and Positions

bit 7	ł			•			bit 0
IPEN	LWRT	—	RI	TO	PD	POR	BOR
R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

# TABLE 3-2:STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR<br/>RCON REGISTER

Condition	Program Counter	RCON Register	RI	то	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	00-1 1100	1	1	1	0	0	u	u
MCLR Reset during normal operation	0000h	00-u uuuu	u	u	u	u	u	u	u
Software Reset during normal operation	0000h	0u-0 uuuu	0	u	u	u	u	u	u
Stack Full Reset during normal operation	0000h	0u-u uull	u	u	u	u	u	u	1
Stack Underflow Reset during normal operation	0000h	0u-u uull	u	u	u	u	u	1	u
MCLR Reset during SLEEP	0000h	00-u 10uu	u	1	0	u	u	u	u
WDT Reset	0000h	0u-u 01uu	1	0	1	u	u	u	u
WDT Wake-up	PC + 2	uu-u 00uu	u	0	0	u	u	u	u
Brown-out Reset	0000h	0u-1 11u0	1	1	1	1	0	u	u
Interrupt wake-up from SLEEP	PC + 2 <sup>(1)</sup>	uu-u 00uu	u	1	0	u	u	u	u

Legend: u = unchanged, x = unknown, — = unimplemented bit read as '0'.

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (0x000008h or 0x000018h).

TABLE 3-3.	ABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS									
Register	Applicable Devices			ces	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset Reset Instruction Stack Resets	Wake-up via WDT or Interrupt			
TOSU	242	442	252	452	0 0000	0 0000	0 uuuu <sup>(3)</sup>			
TOSH	242	442	252	452	0000 0000	0000 0000	uuuu uuuu <sup>(3)</sup>			
TOSL	242	442	252	452	0000 0000	0000 0000	uuuu uuuu <sup>(3)</sup>			
STKPTR	242	442	252	452	00-0 0000	00-0 0000	uu-u uuuu <sup>(3)</sup>			
PCLATU	242	442	252	452	0 0000	0 0000	u uuuu			
PCLATH	242	442	252	452	0000 0000	0000 0000	uuuu uuuu			
PCL	242	442	252	452	0000 0000	0000 0000	PC + 2 <sup>(2)</sup>			
TBLPTRU	242	442	252	452	00 0000	00 0000	uu uuuu			
TBLPTRH	242	442	252	452	0000 0000	0000 0000 0000 0000				
TBLPTRL	242	442	252	452	0000 0000	0000 0000	uuuu uuuu			
TABLAT	242	442	252	452	0000 0000	0000 0000 0000				
PRODH	242	442	252	452	XXXX XXXX	uuuu uuuu	uuuu uuuu			
PRODL	242	442	252	452	XXXX XXXX	uuuu uuuu	uuuu uuuu			
INTCON	242	442	252	452	0000 000x	0000 000u	uuuu uuuu <sup>(1)</sup>			
INTCON2	242	442	252	452	1111 -1-1	1111 -1-1	uuuu -u-u <sup>(1)</sup>			
INTCON3	242	442	252	452	11-0 0-00	11-0 0-00	uu-u u-uu <sup>(1)</sup>			
INDF0	242	442	252	452	N/A	N/A	N/A			
POSTINC0	242	442	252	452	N/A	N/A	N/A			
POSTDEC0	242	442	252	452	N/A	N/A	N/A			
PREINC0	242	442	252	452	N/A	N/A	N/A			
PLUSW0	242	442	252	452	N/A	N/A	N/A			
FSR0H	242	442	252	452	0000	0000	uuuu			
FSR0L	242	442	252	452	XXXX XXXX	uuuu uuuu	սսսս սսսս			
WREG	242	442	252	452	XXXX XXXX	uuuu uuuu	uuuu uuuu			
INDF1	242	442	252	452	N/A	N/A	N/A			
POSTINC1	242	442	252	452	N/A	N/A	N/A			
POSTDEC1	242	442	252	452	N/A	N/A	N/A			
PREINC1	242	442	252	452	N/A	N/A	N/A			
PLUSW1	242	442	252	452	N/A	N/A	N/A			

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition **Note 1:** One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

**4:** See Table 3-2 for reset value for specific condition.

- **5:** Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: The long write enable is only reset on a POR or MCLR reset.

			Power-on Reset,	MCLR Resets WDT Reset Reset Instruction	Wake-up via WDT		
Register	Ар	plicabl	e Devi	ces	Brown-out Reset	Stack Resets	or Interrupt
FSR1H	242	442	252	452	0000	0000	uuuu
FSR1L	242	442	252	452	XXXX XXXX	uuuu uuuu	uuuu uuuu
BSR	242	442	252	452	0000	0000	uuuu
INDF2	242	442	252	452	N/A	N/A	N/A
POSTINC2	242	442	252	452	N/A	N/A	N/A
POSTDEC2	242	442	252	452	N/A	N/A	N/A
PREINC2	242	442	252	452	N/A	N/A	N/A
PLUSW2	242	442	252	452	N/A	N/A	N/A
FSR2H	242	442	252	452	0000	0000	uuuu
FSR2L	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu
STATUS	242	442	252	452	x xxxx	u uuuu	u uuuu
TMR0H	242	442	252	452	XXXX XXXX	uuuu uuuu	uuuu uuuu
TMR0L	242	442	252	452	XXXX XXXX	uuuu uuuu	uuuu uuuu
TOCON	242	442	252	452	1111 1111	1111 1111	uuuu uuuu
OSCCON	242	442	252	452	0	0	u
LVDCON	242	442	252	452	00 0101	00 0101	uu uuuu
WDTCON	242	442	252	452	0	0	u
RCON <sup>(4, 6)</sup>	242	442	252	452	00-1 11q0	00-1 qquu	uu-u qquu
TMR1H	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1L	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu
T1CON	242	442	252	452	0-00 0000	u-uu uuuu	u-uu uuuu
TMR2	242	442	252	452	XXXX XXXX	uuuu uuuu	uuuu uuuu
PR2	242	442	252	452	1111 1111	1111 1111	1111 1111
T2CON	242	442	252	452	-000 0000	-000 0000	-uuu uuuu
SSPBUF	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu
SSPADD	242	442	252	452	0000 0000	0000 0000	uuuu uuuu
SSPSTAT	242	442	252	452	0000 0000	0000 0000	uuuu uuuu
SSPCON1	242	442	252	452	0000 0000	0000 0000	uuuu uuuu
SSPCON2	242	442	252	452	0000 0000	0000 0000	uuuu uuuu

TABLE 3-3:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (Cont.'d)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition **Note 1:** One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for reset value for specific condition.

5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.

6: The long write enable is only reset on a POR or MCLR reset.

					Power-on Reset,	MCLR Resets WDT Reset Reset Instruction	Wake-up via WDT
Register	Ар	Applicable Devices			Brown-out Reset	Stack Resets	or Interrupt
ADRESH	242	442	252	452	XXXX XXXX	uuuu uuuu	uuuu uuuu
ADRESL	242	442	252	452	XXXX XXXX	uuuu uuuu	սսսս սսսս
ADCON0	242	442	252	452	0000 0000	0000 0000	սսսս սսսս
ADCON1	242	442	252	452	0- 0000	0- 0000	u- uuuu
CCPR1H	242	442	252	452	XXXX XXXX	uuuu uuuu	սսսս սսսս
CCPR1L	242	442	252	452	xxxx xxxx	uuuu uuuu	սսսս սսսս
CCP1CON	242	442	252	452	00 0000	00 0000	uu uuuu
CCPR2H	242	442	252	452	xxxx xxxx	uuuu uuuu	սսսս սսսս
CCPR2L	242	442	252	452	xxxx xxxx	uuuu uuuu	սսսս սսսս
CCP2CON	242	442	252	452	00 0000	00 0000	uu uuuu
TMR3H	242	442	252	452	xxxx xxxx	uuuu uuuu	սսսս սսսս
TMR3L	242	442	252	452	xxxx xxxx	uuuu uuuu	սսսս սսսս
T3CON	242	442	252	452	0000 0000	uuuu uuuu	սսսս սսսս
SPBRG	242	442	252	452	xxxx xxxx	uuuu uuuu	սսսս սսսս
RCREG	242	442	252	452	xxxx xxxx	uuuu uuuu	սսսս սսսս
TXREG	242	442	252	452	xxxx xxxx	uuuu uuuu	սսսս սսսս
TXSTA	242	442	252	452	0000 -01x	0000 -01u	uuuu -uuu
RCSTA	242	442	252	452	0000 000x	0000 000u	սսսս սսսս
IPR2	242	442	252	452	1111	1111	uuuu
PIR2	242	442	252	452	0000	0000	uuuu <sup>(1)</sup>
PIE2	242	442	252	452	0000	0000	uuuu
IPR1	242	442	252	452	1111 1111	1111 1111	uuuu uuuu
	242	442	252	452	-111 1111	-111 1111	-uuu uuuu
PIR1	242	442	252	452	0000 0000	0000 0000	uuuu uuuu <sup>(1)</sup>
	242	442	252	452	-000 0000	-000 0000	-uuu uuuu <sup>(1)</sup>
PIE1	242	442	252	452	0000 0000	0000 0000	uuuu uuuu
	242	442	252	452	-000 0000	-000 0000	-uuu uuuu

 TABLE 3-3:
 INITIALIZATION CONDITIONS FOR ALL REGISTERS (Cont.'d)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition **Note 1:** One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for reset value for specific condition.

**5:** Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.

6: The long write enable is only reset on a POR or MCLR reset.

						MCLR Resets WDT Reset	
					Power-on Reset,	Reset Instruction	Wake-up via WDT
Register	Applicable Devices				Brown-out Reset	Stack Resets	or Interrupt
TRISE	242	442	252	452	0000 -111	0000 -111	uuuu -uuu
TRISD	242	442	252	452	1111 1111	1111 1111	սսսս սսսս
TRISC	242	442	252	452	1111 1111	1111 1111	uuuu uuuu
TRISB	242	442	252	452	1111 1111	1111 1111	uuuu uuuu
TRISA <sup>(5, 7)</sup>	242	442	252	452	-111 1111 <sup>(5)</sup>	-111 1111 <sup>(5)</sup>	-uuu uuuu <sup>(5)</sup>
LATE	242	442	252	452	xxx	uuu	uuu
LATD	242	442	252	452	xxxx xxxx	սսսս սսսս	սսսս սսսս
LATC	242	442	252	452	xxxx xxxx	սսսս սսսս	սսսս սսսս
LATB	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATA <sup>(5, 7)</sup>	242	442	252	452	-xxx xxxx <sup>(5)</sup>	-uuu uuuu <sup>(5)</sup>	-uuu uuuu <sup>(5)</sup>
PORTE	242	442	252	452	000	000	uuu
PORTD	242	442	252	452	xxxx xxxx	uuuu uuuu	սսսս սսսս
PORTC	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTB	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA <sup>(5, 7)</sup>	242	442	252	452	-x0x 0000 <sup>(5)</sup>	-u0u 0000 <sup>(5)</sup>	-uuu uuuu <sup>(5)</sup>

#### TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (Cont.'d)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition **Note 1:** One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).


**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for reset value for specific condition.


5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.

6: The long write enable is only reset on a POR or MCLR reset.







# FIGURE 3-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1




# FIGURE 3-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



# FIGURE 3-6: SLOW RISE TIME (MCLR TIED TO VDD)



# FIGURE 3-7: TIME-OUT SEQUENCE ON POR W/ PLL ENABLED (MCLR TIED TO VDD)





NOTES:

# 4.0 MEMORY ORGANIZATION

There are two memory blocks in Enhanced MCU devices. These memory blocks are:

- Program Memory
- Data Memory

Each block has its own bus so that concurrent access can occur.

#### 4.1 Program Memory Organization


A 21-bit program counter is capable of addressing the 2-Mbyte program memory space. Accessing a location between the physically implemented memory and the 2-Mbyte address will cause a read of all '0's (a NOP instruction).

PIC18C252 and PIC18C452 have 32-KBytes of EPROM, while PIC18C242 and PIC18C442 have 16-KBytes of EPROM. This means that PIC18CX52 devices can store up to 16K of single word instructions, and PIC18CX42 devices can store up to 8K of single word instructions.


The reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

Figure 4-1 shows the Program Memory Map for PIC18C242/442 devices and Figure 4-2 shows the Program Memory Map for PIC18C252/452 devices.

#### FIGURE 4-1: PROGRAM MEMORY MAP AND STACK FOR PIC18C442/ 242



#### FIGURE 4-2: PROGRAM MEMORY MAP AND STACK FOR PIC18C452/ 252



# 4.2 Return Address Stack

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC (Program Counter) is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the return instructions.

The stack operates as a 31 word by 21-bit RAM and a 5-bit stack pointer, with the stack pointer initialized to 00000b after all resets. There is no RAM associated with stack pointer 00000b. This is only a reset value. During a CALL type instruction causing a push onto the stack, the stack pointer is first incremented and the RAM location pointed to by the stack pointer is written with the contents of the PC. During a RETURN type instruction causing a pop from the stack, the contents of the RAM location pointed to by the STKPTR is transferred to the PC and then the stack pointer is decremented.

The stack space is not part of either program or data space. The stack pointer is readable and writable, and the address on the top of the stack is readable and writable through SFR registers. Data can also be pushed to or popped from the stack using the top-of-stack SFRs. Status bits indicate if the stack pointer is at or beyond the 31 levels provided.

#### 4.2.1 TOP-OF-STACK ACCESS

The top of the stack is readable and writable. Three register locations, TOSU, TOSH and TOSL hold the contents of the stack location pointed to by the STKPTR register. This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU, TOSH and TOSL registers. These values can be placed on a user defined software stack. At return time, the software can replace the TOSU, TOSH and TOSL and do a return.

The user must disable the global interrupt enable bits during this time to prevent inadvertent stack operations.

#### 4.2.2 RETURN STACK POINTER (STKPTR)

The STKPTR register contains the stack pointer value, the STKFUL (stack full) status bit, and the STKUNF (stack underflow) status bits. Register 4-1 shows the STKPTR register. The value of the stack pointer can be 0 through 31. The stack pointer increments when values are pushed onto the stack and decrements when values are popped off the stack. At reset, the stack pointer value will be 0. The user may read and write the stack pointer value. This feature can be used by a Real Time Operating System for return stack maintenance. After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit can only be cleared in software or by a POR.


The action that takes place when the stack becomes full depends on the state of the STVREN (stack overflow reset enable) configuration bit. Refer to Section 18 for a description of the device configuration bits. If STVREN is set (default) the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit, and reset the device. The STKFUL bit will remain set and the stack pointer will be set to 0.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the stack pointer will increment to 31. The 32nd push will overwrite the 31st push (and so on), while STKPTR remains at 31.


When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the stack pointer remains at 0. The STKUNF bit will remain set until cleared in software or a POR occurs.

**Note:** Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the reset vector, where the stack conditions can be verified and appropriate actions can be taken.

#### Register 4-1: STKPTR - Stack Pointer Register







#### 4.2.3 PUSH AND POP INSTRUCTIONS

Since the Top-of-Stack (TOS) is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable option. To push the current PC value onto the stack, a PUSH instruction can be executed. This will increment the stack pointer and load the current PC value onto the stack. TOSU, TOSH and TOSL can then be modified to place a return address on the stack.

The ability to pull the TOS value off of the stack and replace it with the value that was previously pushed onto the stack, without disturbing normal execution, is achieved by using the POP instruction. The POP instruction discards the current TOS by decrementing the stack pointer. The previous value pushed onto the stack then becomes the TOS value.

#### 4.2.4 STACK FULL/UNDERFLOW RESETS

These resets are enabled by programming the STVREN configuration bit. When the STVREN bit is disabled, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device reset. When the STVREN bit is enabled, a full or underflow will set the appropriate STKFUL or STKUNF bit and then cause a device reset. The STKFUL or STKUNF bits are only cleared by the user software or a POR reset.

#### 4.3 Fast Register Stack

A "fast interrupt return" option is available for interrupts. A Fast Register Stack is provided for the STATUS, WREG and BSR registers and are only one in depth. The stack is not readable or writable and is loaded with the current value of the corresponding register when the processor vectors for an interrupt. The values in the registers are then loaded back into the working registers if the fast return instruction is used to return from the interrupt.


A low or high priority interrupt source will push values into the stack registers. If both low and high priority interrupts are enabled, the stack registers cannot be used reliably for low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register valves stored by the low priority interrupt will be overwritten.

If high priority interrupts are not disabled during low priority interrupts, users must save the key registers in software during a low priority interrupt.

If no interrupts are used, the fast register stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a fast call instruction must be executed.

Example 4-1 shows a source code example that uses the fast register stack.

#### EXAMPLE 4-1: FAST REGISTER STACK CODE EXAMPLE



### FIGURE 4-4: CLOCK/INSTRUCTION CYCLE

# 4.4 PCL, PCLATH and PCLATU

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21-bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the PC<15:8> bits and is not directly readable or writable. Updates to the PCH register. The upper byte is called PCU. This register contains the PC<20:16> bits and is not directly readable or writable or writable. Updates to the PCH register the PC<20:16> bits and is not directly readable or writable. Updates to the PCU register may be performed through the PCLATH register contains the PC<20:16> bits and is not directly readable or writable. Updates to the PCU register may be performed through the PCLATU register.


The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the LSB of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

The contents of PCLATH and PCLATU will be transferred to the program counter by an operation that writes PCL. Similarly, the upper two bytes of the program counter will be transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC. (See Section 4.8.1)

# 4.5 <u>Clocking Scheme/Instruction Cycle</u>

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 4-4.




#### 4.6 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO) then two cycles are required to complete the instruction (Example 4-2).

#### EXAMPLE 4-2: INSTRUCTION PIPELINE FLOW

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

#### 4.7 Instructions in Program Memory

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The least significant byte of an instruction word is always stored in a program memory location with an even address (LSB = '0'). Figure 4-5 shows an example of how instruction words are stored in the program memory. To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSB will always read '0'. (See Section 4.4)

The CALL and GOTO instructions have an absolute program memory address embedded into the instruction. Since instructions are always stored on word

boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 4-5 shows how the instruction "GOTO 00006h' is encoded in the program memory. Program branch instructions which encode a relative address offset operate in the same manner. The offset value stored in a branch instruction represents the number of single word instructions that the PC will be offset by. Section 19.0 provides further details of the instruction set.

#### FIGURE 4-5: INSTRUCTIONS IN PROGRAM MEMORY

			LSB = 1	LSB = 0	Word Address ↓
	Program N	lemory			000000h
	Byte Locat	ions $\rightarrow$			000002h
					000004h
					000006h
Instruction 1:	MOVLW	055h	0Fh	55h	000008h
Instruction 2:	GOTO	000006h	EFh	03h	00000Ah
			F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 456h	Clh	23h	00000Eh
			F4h	56h	000010h
					000012h
					000014h

#### **TWO-WORD INSTRUCTIONS** 4.7.1

The PIC18CXX2 devices have 4 two-word instructions: MOVFF, CALL, GOTO and LFSR. The second word of these instructions has the 4 MSB's set to 1's and is a special kind of NOP instruction. The lower 12 bits of the second word contain data to be used by the instruction. If the first word of the instruction is executed, the data in the second word is accessed. If the second word of

**EXAMPLE 4-3: TWO-WORD INSTRUCTIONS** 

the instruction is executed by itself (first word was skipped), it will execute as a NOP. This action is necessary when the two word instruction is preceded by a conditional instruction that changes the PC. A program example that demonstrates this concept is shown in Example 4-3. Refer to Section 19.0 for further details of the instruction set.

CASE 1:			
Object code	Source Cod	е	
0110 0110 0000 0000	TSTFSZ	REG1	; is RAM location 0?
1100 0001 0010 0011	MOVFF	REG1, REG2	; No, execute 2-word instruction
1111 0100 0101 0110			; 2nd operand holds address of REG2
0010 0100 0000 0000	ADDWF	REG3	; continue code
CASE 2			

#### CASE 2:

Object code	Source Code	
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM loc	ation 0?
1100 0001 0010 0011	MOVFF REG1, REG2 ; Yes	
1111 0100 0101 0110	; 2nd operar	nd becomes NOP
0010 0100 0000 0000	ADDWF REG3 ; continue co	ode

#### 4.8 Lookup Tables

Look-up tables are implemented two ways. These are:

- Computed GOTO
- Table Reads

#### COMPUTED GOTO 4.8.1

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL).

A lookup table can be formed with an ADDWF PCL instruction and a group of RETLW 0xnn instructions. WREG is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW 0xnn instructions that returns the value 0xnn to the calling function.

The offset value (value in WREG) specifies the number of bytes that the program counter should advance.

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

#### 4.8.2 TABLE READS/TABLE WRITES

A better method of storing data in program memory allows 2 bytes of data to be stored in each instruction location.

Lookup table data may be stored 2 bytes per program word by using table reads and writes. The table pointer (TBLPTR) specifies the byte address and the table latch (TABLAT) contains the data that is read from or written to program memory. Data is transferred to/from program memory one byte at a time.

A description of the Table Read/Table Write operation is shown in Section 5.0.

#### 4.9 Data Memory Organization

The data memory is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. Figure 4-6 and Figure 4-7 show the data memory organization for the PIC18CXX2 devices.

Banking is required to allow more than 256 bytes to be accessed. The data memory map is divided into as many as 16 banks that contain 256 bytes each. The lower 4 bits of the Bank Select Register (BSR<3:0>) select which bank will be accessed. The upper 4 bits for the BSR are not implemented.

The data memory contains Special Function Registers (SFR) and General Purpose Registers (GPR). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratch pad operations in the user's application. The SFRs start at the last location of Bank 15 (OxFFF) and grow downwards. Any remaining space beyond the SFRs in the Bank may be implemented as GPRs. GPRs start at the first location of Bank 0 and grow upwards. Any read of an unimplemented location will read as '0's.

The entire data memory may be accessed directly or indirectly. Direct addressing may require the use of the BSR register. Indirect addressing requires the use of the File Select Register (FSR). Each FSR holds a 12-bit address value that can be used to access any location in the Data Memory map without banking.

The instruction set and architecture allow operations across all banks. This may be accomplished by indirect addressing or by the use of the MOVFF instruction. The MOVFF instruction is a two word/two cycle instruction that moves a value from one register to another.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle regardless of the current BSR values, an Access Bank is implemented. A segment of Bank 0 and a segment of Bank 15 comprise the Access RAM. Section 4.10 provides a detailed description of the Access RAM.

#### 4.9.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly or indirectly. Indirect addressing operates through the File Select Registers (FSR). The operation of indirect addressing is shown in Section 4.12.

Enhanced MCU devices may have banked memory in the GPR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other resets.

Data RAM is available for use as GPR registers by all instructions. The top half of bank 15 (0xF80 to 0xFFF) contains SFRs. All other banks of data memory contain GPR registers starting with bank 0.


#### 4.9.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 4-1 and Table 4-2.


The SFRs can be classified into two sets; those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described in this section, while those related to the operation of the peripheral features are described in the section of that peripheral feature.

The SFRs are typically distributed among the peripherals whose functions they control.

The unused SFR locations will be unimplemented and read as '0's. See Table 4-1 for addresses for the SFRs.



#### FIGURE 4-6: DATA MEMORY MAP FOR PIC18C242/442



#### FIGURE 4-7: DATA MEMORY MAP FOR PIC18C252/452

FFFh	TOSU	FDFh		FBFh	CCPR1H	F9Fh	IPR1
			INDF2 <sup>(3)</sup>				
FFEh	TOSH	FDEh	POSTINC2 <sup>(3)</sup>	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2 <sup>(3)</sup>	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 <sup>(3)</sup>	FBCh	CCPR2H	F9Ch	—
FFBh	PCLATU	FDBh	PLUSW2 (3)	FBBh	CCPR2L	F9Bh	_
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	—
FF9h	PCL	FD9h	FSR2L	FB9h	—	F99h	—
FF8h	TBLPTRU	FD8h	STATUS	FB8h	—	F98h	—
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	—	F97h	—
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	—	F96h	TRISE <sup>(2)</sup>
FF5h	TABLAT	FD5h	TOCON	FB5h	—	F95h	TRISD <sup>(2)</sup>
FF4h	PRODH	FD4h	—	FB4h	—	F94h	TRISC
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
FF2h	INTCON	FD2h	LVDCON	FB2h	TMR3L	F92h	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	—
FF0h	INTCON3	FD0h	RCON	FB0h	—	F90h	—
FEFh	INDF0 <sup>(3)</sup>	FCFh	TMR1H	FAFh	SPBRG	F8Fh	—
FEEh	POSTINC0 (3)	FCEh	TMR1L	FAEh	RCREG	F8Eh	—
FEDh	POSTDEC0 <sup>(3)</sup>	FCDh	T1CON	FADh	TXREG	F8Dh	LATE <sup>(2)</sup>
FECh	PREINC0 (3)	FCCh	TMR2	FACh	TXSTA	F8Ch	LATD <sup>(2)</sup>
FEBh	PLUSW0 (3)	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
FEAh	FSR0H	FCAh	T2CON	FAAh	—	F8Ah	LATB
FE9h	FSR0L	FC9h	SSPBUF	FA9h	—	F89h	LATA
FE8h	WREG	FC8h	SSPADD	FA8h	—	F88h	—
FE7h	INDF1 <sup>(3)</sup>	FC7h	SSPSTAT	FA7h	—	F87h	_
FE6h	POSTINC1 (3)	FC6h	SSPCON1	FA6h	—	F86h	_
FE5h	POSTDEC1 <sup>(3)</sup>	FC5h	SSPCON2	FA5h	—	F85h	_
FE4h	PREINC1 (3)	FC4h	ADRESH	FA4h	—	F84h	PORTE <sup>(2)</sup>
FE3h	PLUSW1 (3)	FC3h	ADRESL	FA3h	—	F83h	PORTD <sup>(2)</sup>
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	_	FA0h	PIE2	F80h	PORTA

Note 1: Unimplemented registers are read as '0'

2: This registers is not available on PIC18C2X2 devices

3: This is not a physical register

TABLE 4-2: REGISTER FILE SUMMARY	TABLE 4-2:	REGISTER FILE SUMMARY
----------------------------------	------------	-----------------------

TOSL 7 STKPTR 7 PCLATU 7 PCLATH 1 PCL 7 TBLPTRU 7 TBLPTRU 1 TBLPTRL 1 TABLAT 1 PRODH 1 PRODL 1 INTCON 0	Top-of-Stack STKFUL Holding Reg PC Low Byte Program Me Program Me Program Me	mory Table Po mory Table Po mory Table La inster High Byt	DS<7:0>) — 5:8> bit21 <sup>(2)</sup> binter High By	Return Stack Holding Reg Program Me te (TBLPTR<1	ister for PC<2 mory Table Pe			<u> </u>	0 0000 0000 0000 00-0 0000 0 0000 0000 0000 0000 0000	0 0000 0000 0000 0000 0000 00-0 0000 0 0000 0000 0000
TOSL 7 STKPTR 7 PCLATU 7 PCLATH 1 PCL 1 TBLPTRU 7 TBLPTRU 1 TBLPTRL 1 TABLAT 1 PRODH 1 PRODL 1 INTCON 0	Top-of-Stack STKFUL Holding Reg PC Low Byte — Program Me Program Me Program Me Product Reg Product Reg	A Low Byte (TO STKUNF ister for PC<1 e (PC<7:0>) mory Table Po mory Table La jister High Byt	DS<7:0>) — 5:8> bit21 <sup>(2)</sup> binter High By	Holding Reg Program Me te (TBLPTR<1	ister for PC<2 mory Table Pe				0000         0000           00-0         0000          0         0000           0000         0000	0000 0000 00-0 0000 0 0000
STKPTR PCLATU PCLATU PCLATH I PCLATH I TBLPTRU I TBLPTRH I TBLPTRL I TABLAT I PRODH I INTCON I	STKFUL Holding Reg PC Low Byte Program Me Program Me Program Me Product Reg Product Reg	STKUNF — iister for PC<1 (PC<7:0>) — mory Table Po mory Table Po mory Table La jister High Byt	bit21 <sup>(2)</sup>	Holding Reg Program Me te (TBLPTR<1	ister for PC<2 mory Table Pe				00-0 0000 0 0000 0000 0000	00-0 0000
STKPTR PCLATU PCLATU PCLATH I PCLATH I TBLPTRU I TBLPTRH I TBLPTRL I TABLAT I PRODH I INTCON (	STKFUL Holding Reg PC Low Byte Program Me Program Me Program Me Product Reg Product Reg	STKUNF — iister for PC<1 (PC<7:0>) — mory Table Po mory Table Po mory Table La jister High Byt	bit21 <sup>(2)</sup>	Holding Reg Program Me te (TBLPTR<1	ister for PC<2 mory Table Pe				0 0000 0000 0000	0 0000
PCLATH I PCL I TBLPTRU I TBLPTRH I TBLPTRL I TABLAT I PRODH I NTCON I	PC Low Byte — Program Me Program Me Program Me Product Reg Product Reg	e (PC<7:0>) — mory Table Po mory Table Po mory Table La ister High Byt	— 5:8> bit21 <sup>(2)</sup> binter High By binter Low Byt	Program Me te (TBLPTR<1	mory Table P				0000 0000	
PCL I TBLPTRU I TBLPTRH I TBLPTRL I TABLAT I PRODH I INTCON I	PC Low Byte — Program Me Program Me Program Me Product Reg Product Reg	e (PC<7:0>) — mory Table Po mory Table Po mory Table La ister High Byt	bit21 <sup>(2)</sup> binter High By binter Low Byt	te (TBLPTR<1		ointer Upper B				0000 0000
TBLPTRU I TBLPTRH I TBLPTRL I TABLAT I PRODH I INTCON (	Program Me Program Me Program Me Product Reg Product Reg	mory Table Po mory Table Po mory Table La inster High Byt	pinter High By pinter Low Byt	te (TBLPTR<1		ointer Upper B			0000 0000	
TBLPTRUITBLPTRHITBLPTRLITABLATIPRODHIINTCONI	Program Me Program Me Program Me Product Reg Product Reg	mory Table Po mory Table Po mory Table La inster High Byt	pinter High By pinter Low Byt	te (TBLPTR<1		ointer Upper B			0000 0000	0000 0000
TBLPTRLITABLATIPRODHIPRODLIINTCON0	Program Me Program Me Product Reg Product Reg	mory Table Po mory Table La jister High Byt	pinter High By pinter Low Byt	te (TBLPTR<1			vte (TBLPTR-	<20:16>)	0 0000	0 0000
TBLPTRLITABLATIPRODHIPRODLIINTCON0	Program Me Program Me Product Reg Product Reg	mory Table Po mory Table La jister High Byt	pinter Low Byt					/	0000 0000	0000 0000
TABLATIPRODHIPRODLIINTCON0	Program Me Product Reg Product Reg	mory Table La lister High Byt			,				0000 0000	0000 0000
PRODH I PRODL I INTCON (	Product Reg Product Reg	ister High Byt	aton		.0>)				0000 0000	0000 0000
PRODL I	Product Reg		~							
INTCON									XXXX XXXX	uuuu uuuu
	GIE/GIER	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	xxxx xxxx 0000 000x	uuuu uuuu 0000 000u
INTCONZ	RBPU			INTEDG2	RDIE		INTOF	RBIP		1111 -1-1
INTCON3	INT2IP	INTEDG0	INTEDG1			TIMRUIP	INT2IF		1111 -1-1	
				INT2IE	INT1IE	-		INT1IF	11-0 0-00	11-0 0-00
	Uses contents of FSR0 to address data memory - value of FSR0 not changed (not a physical register)								n/a	n/a
	Uses contents of FSR0 to address data memory - value of FSR0 post-incremented (not a physical register) Uses contents of FSR0 to address data memory - value of FSR0 post-decremented (not a physical register)							n/a	n/a	
								<b>v</b> ,	n/a	n/a
	Uses contents of FSR0 to address data memory - value of FSR0 pre-incremented (not a physical register)							<b>e</b> ,	n/a	n/a
	Uses contents of FSR0 to address data memory - value of FSR0 pre-incremented (not a physical register) - value of FSR0 offset by value in WREG							n/a	n/a	
FSR0H	Indirect Data Memory Address Pointer 0 High Byte								0000	0000
FSR0L I	Indirect Data Memory Address Pointer 0 Low Byte								XXXX XXXX	uuuu uuuu
WREG V	Working Register xxxx							xxxx xxxx	uuuu uuuu	
INDF1	Uses contents of FSR1 to address data memory - value of FSR1 not changed (not a physical register) n/a							n/a	n/a	
POSTINC1	Uses contents of FSR1 to address data memory - value of FSR1 post-incremented (not a physical register) n/a n/a								n/a	
POSTDEC1	Uses contents of FSR1 to address data memory - value of FSR1 post-decremented (not a physical register) n/a n.							n/a		
PREINC1	Uses conten	ts of FSR1 to	address data	memory - valu	ue of FSR1 pr	e-incremented	(not a physic	al register)	n/a	n/a
		its of FSR1 to R1 offset by va		memory - valu	ie of FSR1 pr	e-incremented	(not a physica	al register) -	n/a	n/a
FSR1H	_	_			Indirect Dat	a Memory Add	ress Pointer '	1 High Byte	0000	0000
FSR1L I	Indirect Data	a Memory Add	Iress Pointer 1	Low Byte					xxxx xxxx	uuuu uuuu
BSR	—	_	—	_	Bank Selec	t Register			0000	0000
INDF2	Uses contents of FSR2 to address data memory - value of FSR2 not changed (not a physical register)								n/a	n/a
POSTINC2	Uses conten	ts of FSR2 to	address data	memory - valu	ue of FSR2 po	st-incremented	d (not a physi	cal register)	n/a	n/a
POSTDEC2	Uses conten	ts of FSR2 to	address data	memory - valu	ue of FSR2 po	st-decremente	d (not a phys	ical register)	n/a	n/a
PREINC2	Uses conten	ts of FSR2 to	address data	memory - valu	ue of FSR2 pr	e-incremented	(not a physic	al register)	n/a	n/a
		ts of FSR2 to R2 offset by va		memory - valu	ie of FSR2 pr	e-incremented	(not a physic	al register) -	n/a	n/a
FSR2H	_	_	_	_	Indirect Dat	a Memory Add	Iress Pointer 2	2 High Byte	0000	0000
	Indirect Data	a Memory Add	Iress Pointer 2	2 Low Bvte		- ,		5 7	xxxx xxxx	uuuu uuuu
STATUS	_	_	_	N	OV	Z	DC	С	x xxxx	u uuuu
	Timer0 regis	ter high byte			1	<u>_</u>	<u>1</u>	1 -	0000 0000	0000 0000
	Timer0 regis	• •							xxxx xxxx	uuuu uuuu
	TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO oscillator mode only and read '0' in all other oscillator modes.

**2:** Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: Other (non-power-up) resets include external reset through MCLR and Watchdog Timer Reset.

TABLE 4-2:	<b>REGISTER FILE SUMMARY (Cont.'d)</b>
------------	--

Filename	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (note 3)
OSCCON	—	—	_	_	—	—	—	SCS	0	0
LVDCON	—	—	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0	00 0101	00 0101
WDTCON	—	—	—	—	—	—	—	SWDTE	0	0
RCON	IPEN	LWRT	_	RI	TO	PD	POR	BOR	0q-1 11qq	0q-q qquu
TMR1H	Timer1 Reg	gister High Byte	Э						xxxx xxxx	uuuu uuuu
TMR1L	Timer1 Reg	gister Low Byte			_	_	_		xxxx xxxx	uuuu uuuu
T1CON	RD16	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00 0000	u-uu uuuu
TMR2	Timer2 Reg	gister							0000 0000	0000 0000
PR2	Timer2 Peri	iod Register							1111 1111	1111 1111
T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
SSPBUF	SSP Receiv	ve Buffer/Trans	mit Register						XXXX XXXX	uuuu uuuu
SSPADD	SSP Address Register in I <sup>2</sup> C Slave Mode. SSP Baud Rate Reload Register in I <sup>2</sup> C Master Mode.								0000 0000	0000 0000
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
ADRESH	A/D Result Register High Byte								XXXX XXXX	uuuu uuuu
ADRESL	A/D Result Register Low Byte								xxxx xxxx	uuuu uuuu
ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON	0000 00-0	0000 00-0
ADCON1	ADFM	ADCS2	_	_	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000
CCPR1H	Capture/Compare/PWM Register1 High Byte								xxxx xxxx	uuuu uuuu
CCPR1L	Capture/Co	mpare/PWM F	Register1 Low	Byte					xxxx xxxx	uuuu uuuu
CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
CCPR2H	Capture/Co	mpare/PWM F	Register2 High	Byte					xxxx xxxx	uuuu uuuu
CCPR2L	Capture/Compare/PWM Register2 Low Byte								xxxx xxxx	uuuu uuuu
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
TMR3H	Timer3 Reg	gister High Byte	e						xxxx xxxx	uuuu uuuu
TMR3L	Timer3 Register Low Byte								xxxx xxxx	uuuu uuuu
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	uuuu uuuu
SPBRG	USART1 Ba	aud Rate Gene	erator						0000 0000	0000 0000
RCREG	USART1 R	eceive Registe	r						0000 0000	0000 0000
TXREG	USART1 Tr	ansmit Registe	er						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO oscillator mode only and read '0' in all other oscillator modes.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: Other (non-power-up) resets include external reset through MCLR and Watchdog Timer Reset.

Filename	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (note 3)
		•							1	
IPR2	—	—	—	—	BCLIP	LVDIP	TMR3IP	CCP2IP	1111	1111
PIR2	—	—	—	—	BCLIF	LVDIF	TMR3IF	CCP2IF	0000	0000
PIE2	—	—	—	_	BCLIE	LVDIE	TMR3IE	CCP2IE	0000	0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
TRISE	IBF	OBF	IBOV	IBOV PSP- — Data Direction bits for PORTE						0000 -111
TRISD	Data Direction Control Register for PORTD									1111 1111
TRISC	Data Direction Control Register for PORTC								1111 1111	1111 1111
TRISB	Data Direction Control Register for PORTB								1111 1111	1111 1111
TRISA	_	TRISA6 <sup>(1)</sup>	Data Directi	Data Direction Control Register for PORTA						-111 1111
LATE	-	-	—	— — Read PORTE Data Latch, Write PORTE Data Latch					xxx	uuu
LATD	Read PORTD Data Latch, Write PORTD Data Latch								xxxx xxxx	uuuu uuuu
LATC	Read PORTC Data Latch, Write PORTC Data Latch								xxxx xxxx	uuuu uuuu
LATB	Read PORTB Data Latch, Write PORTB Data Latch xxxx xxxx uuuu								uuuu uuuu	
LATA	LATA6 <sup>(1)</sup> Read PORTA Data Latch, Write PORTA Data Latch <sup>(1)</sup>								-xxx xxxx	-uuu uuuu
PORTE	Read PORTE pins, Write PORTE Data Latch								000	000
PORTD	Read PORTD pins, Write PORTD Data Latch								xxxx xxxx	uuuu uuuu
PORTC	Read POR	TC pins, Write	PORTC Data	Latch					xxxx xxxx	uuuu uuuu
PORTB	Read POR	TB pins, Write	PORTB Data	Latch					xxxx xxxx	uuuu uuuu
PORTA	_	RA6 <sup>(1)</sup>	Read PORT	A pins, Write I	PORTA Data L	atch <sup>(1)</sup>			-x0x 0000	-u0u 0000

TABLE 4-2:	<b>REGISTER FILE SUMMARY</b>	(Cont.'d)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

- **Note 1:** RA6 and associated bits are configured as port pins in RCIO and ECIO oscillator mode only and read '0' in all other oscillator modes.
  - 2: Bit 21 of the TBLPTRU allows access to the device configuration bits.
  - 3: Other (non-power-up) resets include external reset through MCLR and Watchdog Timer Reset.

#### 4.10 Access Bank

The Access Bank is an architectural enhancement which is very useful for C compiler code optimization. The techniques used by the C compiler may also be useful for programs written in assembly.

This data memory region can be used for:

- Intermediate computational values
- Local variables of subroutines
- Faster context saving/switching of variables
- · Common variables
- Faster evaluation/control of SFRs (no banking)

The Access Bank is comprised of the upper 128 bytes in Bank 15 (SFRs) and the lower 128 bytes in Bank 0. These two sections will be referred to as Access RAM High and Access RAM Low, respectively. Figure 4-6 and Figure 4-7 indicate the Access RAM areas. A bit in the instruction word specifies if the operation is to occur in the bank specified by the BSR register or in the Access Bank. This bit is denoted by the 'a' bit (for access bit).

When forced in the Access Bank (a = '0'), the last address in Access RAM Low is followed by the first address in Access RAM High. Access RAM High maps the Special Function registers so that these registers can be accessed without any software overhead. This is useful for testing status flags and modifying control bits.

#### 4.11 Bank Select Register (BSR)

The need for a large general purpose memory space dictates a RAM banking scheme. The data memory is partitioned into sixteen banks. When using direct addressing, the BSR should be configured for the desired bank.


BSR<3:0> holds the upper 4 bits of the 12-bit RAM address. The BSR<7:4> bits will always read '0's, and writes will have no effect.

A MOVLB instruction has been provided in the instruction set to assist in selecting banks. If the currently selected bank is not implemented, any read will return all '0's and all writes are ignored. The STATUS register bits will be set/cleared as appropriate for the instruction performed.

Each Bank extends up to FFh (256 bytes). All data memory is implemented as static RAM.

A MOVFF instruction ignores the BSR, since the 12-bit addresses are embedded into the instruction word.

Section 4.12 provides a description of indirect addressing, which allows linear addressing of the entire RAM space.



#### FIGURE 4-8: DIRECT ADDRESSING

#### 4.12 Indirect Addressing, INDF and FSR Registers

Indirect addressing is a mode of addressing data memory, where the data memory address in the instruction is not fixed. An SFR register is used as a pointer to the data memory location that is to be read or written. Since this pointer is in RAM, the contents can be modified by the program. This can be useful for data tables in the data memory and for software stacks. Figure 4-9 shows the operation of indirect addressing. This shows the moving of the value to the data memory address specified by the value of the FSR register.

Indirect addressing is possible by using one of the INDF registers. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself indirectly (FSR = '0') will read 00h. Writing to the INDF register indirectly results in a no-operation. The FSR register contains a 12-bit address, which is shown in Figure 4-10.

The INDFn register is not a physical register. Addressing INDFn actually addresses the register whose address is contained in the FSRn register (FSRn is a pointer). This is indirect addressing.

Example 4-4 shows a simple use of indirect addressing to clear the RAM in Bank1 (locations 100h-1FFh) in a minimum number of instructions.

#### EXAMPLE 4-4: HOW TO CLEAR RAM (BANK1) USING INDIRECT ADDRESSING

NEXT		0x100, FSR0 POSTINC0		Clear INDF register & inc pointer
		FSROH, 1 NEXT		All done w/ Bankl? NO, clear next
CONTI	NUE		;	
	:		;	YES, continue

There are three indirect addressing registers. To address the entire data memory space (4096 bytes), these registers are 12-bit wide. To store the 12-bits of addressing information, two 8-bit registers are required. These indirect addressing registers are:

- 1. FSR0: composed of FSR0H:FSR0L
- 2. FSR1: composed of FSR1H:FSR1L
- 3. FSR2: composed of FSR2H:FSR2L

In addition, there are registers INDF0, INDF1 and INDF2, which are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data.

If an instruction writes a value to INDF0, the value will be written to the address pointed to by FSR0H:FSR0L. A read from INDF1 reads the data from the address pointed to by FSR1H:FSR1L. INDFn can be used in code anywhere an operand can be used. If INDF0, INDF1 or INDF2 are read indirectly via an FSR, all '0's are read (zero bit is set). Similarly, if INDF0, INDF1 or INDF2 are written to indirectly, the operation will be equivalent to a NOP instruction and the STATUS bits are not affected.

#### 4.12.1 INDIRECT ADDRESSING OPERATION

Each FSR register has an INDF register associated with it, plus four additional register addresses. Performing an operation on one of these five registers determines how the FSR will be modified during indirect addressing.

When data access is done to one of the five INDFn locations, the address selected will configure the FSRn register to:

- Do nothing to FSRn after an indirect access (no change) INDFn
- Auto-decrement FSRn after an indirect access (post-decrement) POSTDECn
- Auto-increment FSRn after an indirect access (post-increment) - POSTINCn
- Auto-increment FSRn before an indirect access (pre-increment) - PREINCn
- Use the value in the WREG register as an offset to FSRn. Do not modify the value of the WREG or the FSRn register after an indirect access (no change) - PLUSWn

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the STATUS register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

Incrementing or decrementing an FSR affects all 12 bits. That is, when FSRnL overflows from an increment, FSRnH will be incremented automatically.


Adding these features allows the FSRn to be used as a stack pointer in addition to its uses for table operations in data memory.

Each FSR has an address associated with it that performs an indexed indirect access. When a data access to this INDFn location (PLUSWn) occurs, the FSRn is configured to add the signed value in the WREG register and the value in FSR to form the address before an indirect access. The FSR value is not changed.


If an FSR register contains a value that points to one of the INDFn, an indirect read will read 00h (zero bit is set), while an indirect write will be equivalent to a NOP (STATUS bits are not affected).

If an indirect addressing operation is done where the target address is an FSRnH or FSRnL register, the write operation will dominate over the pre- or post-increment/decrement functions.

#### FIGURE 4-9: INDIRECT ADDRESSING OPERATION



#### FIGURE 4-10: INDIRECT ADDRESSING



#### 4.13 STATUS Register

The STATUS register, shown in Register 4-2, contains the arithmetic status of the ALU. The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, then the write to these five bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the STATUS register as destination may be different than intended. For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as  $000u \ u1uu$  (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV or N bits from the STATUS register. For other instructions not affecting any status bits, see Table 19-2.

Note: The C and DC bits operate as a borrow and digit borrow bit respectively, in subtraction.

#### Register 4-2: STATUS Register

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	_
	_	—	Ν	OV	Z	DC	С	Ī
bit 7							bit 0	-

- bit 7:5 **Unimplemented:** Read as '0'
- bit 4 N: Negative bit

This bit is used for signed arithmatic (2's complement). It indicates whether the result was negative, (ALU MSB = 1)

- 1 = Result was negative
- 0 = Result was positive
- bit 3 **OV:** Overflow bit

This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude, which causes the sign bit (bit7) to change state.

- 1 = Overflow occurred for signed arithmatic (in this arithmetic operation)
- 0 = No overflow occurred

#### bit2 Z: Zero bit

- 1 = The result of an arithmetic or logic operation is zero
- 0 = The result of an arithmetic or logic operation is not zero
- bit 1 DC: Digit carry/borrow bit
  - For ADDWF, ADDLW, SUBLW, and SUBWF instructions
  - 1 = A carry-out from the 4th low order bit of the result occurred
  - 0 = No carry-out from the 4th low order bit of the result
    - **Note:** For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the bit 4 or bit 3 of the source register.

#### bit 0 **C:** Carry/borrow bit

For ADDWF, ADDLW, SUBLW, and SUBWF instructions

- 1 = A carry-out from the most significant bit of the result occurred
- 0 = No carry-out from the most significant bit of the result occurred
  - **Note:** For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

Legend:
---------

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### 4.13.1 RCON REGISTER

The Reset Control (RCON) register contains flag bits, that allow differentiation between the sources of a device reset. These flags include the  $\overline{\text{TO}}$ ,  $\overline{\text{PD}}$ ,  $\overline{\text{POR}}$ ,  $\overline{\text{BOR}}$  and  $\overline{\text{RI}}$  bits. This register is readable and writable.

# Note 1: If the BOREN configuration bit is set, BOR is '1' on Power-on Reset. If the BOREN configuration bit is clear, BOR is unknown on Power-on Reset. The BOR status bit is a "don't care" and is not necessarily predictable if the brownout circuit is disabled (the BOREN configuration bit is clear). BOR must then be set by the user and checked on subsequent resets to see if it is clear, indicating a brown-out has occurred. 2: It is recommended that the POR bit be set after a Power-on Reset has been

2: It is recommended that the POR bit be set after a Power-on Reset has been detected, so that subsequent Power-on Resets may be detected.

#### Register 4-3: RCON Register

_	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	
	IPEN	LWRT	—	RI	TO	PD	POR	BOR	
	bit 7							bit 0	-

bit 7	IPEN: Interrupt Priority Enable bit 1 = Enable priority levels on interrupts 0 = Disable priority levels on interrupts (16CXXX compatibility mode)
bit 6	<ul> <li>LWRT: Long Write Enable bit</li> <li>1 = Enable TBLWT to internal program memory Once this bit is set, it can only be cleared by a POR or MCLR reset.</li> <li>0 = Disable TBLWT to internal program memory; TBLWT only to external program memory</li> </ul>
bit 5	Unimplemented: Read as '0'
bit 4	<ul> <li>RI: Reset Instruction Flag bit</li> <li>1 = The Reset instruction was not executed</li> <li>0 = The Reset instruction was executed causing a device reset (must be set in software after a Brown-out Reset occurs)</li> </ul>
bit 3	TO: Watchdog Time-out Flag bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred
bit 2	<b>PD</b> : Power-down Detection Flag bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction
bit 1	<ul> <li><b>POR:</b> Power-on Reset Status bit</li> <li>1 = A Power-on Reset has not occurred</li> <li>0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)</li> </ul>
bit 0	<b>BOR:</b> Brown-out Reset Status bit 1 = A Brown-out Reset has not occurred 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)
	Legend:
	R = Readable bit $W =$ Writable bit $U =$ Unimplemented bit, read as '0'

- n = Value at POR reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

© 7/99 Microchip Technology Inc.



NOTES:

# 5.0 TABLE READS/TABLE WRITES

Enhanced devices have two memory spaces: the program memory space and the data memory space. The program memory space is 16 bits wide, while the data memory space is 8 bits wide. Table Reads and Table Writes have been provided to move data between these two memory spaces through an 8 bit register (TABLAT).


The operations that allow the processor to move data between the data and program memory spaces are:

- Table Read (TBLRD)
- Table Write (TBLWT)


Table Read operations retrieve data from program memory and place it into the Data memory space. Figure 5-1 shows the operation of a Table Read with program and data memory.

Table Write operations store data from the data memory space into program memory. Figure 5-2 shows the operation of a Table Write with program and data memory.

Table operations work with byte entities. A table block containing data is not required to be word aligned, so a table block can start and end at any byte address. If a table write is being used to write an executable program to program memory, program instructions will need to be word aligned.



#### FIGURE 5-2: TABLE WRITE OPERATION



© 7/99 Microchip Technology Inc.

PIC18CXX2

### 5.1 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- TBLPTR registers
- TABLAT register
- RCON register

#### 5.1.1 RCON REGISTER

The LWRT bit specifies the operation of Table Writes to internal memory when the VPP voltage is applied to the  $\overline{\text{MCLR}}$  pin. When the LWRT bit is set, the controller continues to execute user code, but long table writes are allowed (for programming internal program memory) from user mode. The LWRT bit can be cleared only by performing either a POR or  $\overline{\text{MCLR}}$  reset.

	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0
	IPEN	LWRT	_	RI	TO	PD	POR	BOR
	bit 7							bit 0
bit 7	IPEN: Inte	rrupt Priority	Enable					

#### Register 5-1: RCON Register (Address: 08h)

bit 7	IPEN: Interrupt Priority Enable
	<ul> <li>1 = Enable priority levels on interrupts</li> <li>0 = Disable priority levels on interrupts (16CXXX compatibility mode)</li> </ul>
bit 6	<b>LWRT:</b> Long Write Enable 1 = Enable TBLWT to internal program memory 0 = Disable TBLWT to internal program memory.
	<b>Note 1:</b> Only cleared on a POR or MCLR reset. This bit has no effect on TBLWTS to external program memory.
bit 5	Unimplemented: Read as '0'
bit 4	<b>RI:</b> Reset Instruction Flag bit 1 = No Reset instruction occurred 0 = A Reset instruction occurred
bit 3	TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred
bit 2	<b>PD:</b> Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction
bit 1	<b>POR:</b> Power-on Reset Status bit 1 = No Power-on Reset occurred 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
bit 0	<ul> <li>BOR: Brown-out Reset Status bit</li> <li>1 = No Brown-out Reset nor POR reset occurred</li> <li>0 = A Brown-out Reset nor POR reset occurred         (must be set in software after a Brown-out Reset occurs)</li> </ul>
	Legend:
	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 5.1.2 TABLAT - TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch is used to hold 8-bit data during data transfers between program memory and data memory.

#### 5.1.3 TBLPTR - TABLE POINTER REGISTER

The Table Pointer (TBLPTR) addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers (Table Pointer Upper byte, High byte and Low byte). These three registers (TBLP-TRU:TBLPTRH:TBLPTRL) join to form a 22-bit wide pointer. The low order 21-bits allow the device to address up to 2M bytes of program memory space. The 22nd bit allows access to the Device ID, the User ID and the Configuration bits.

The table pointer TBLPTR is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 5-1. These operations on the TBLPTR only affect the low order 21-bits.

#### TABLE 5-1:TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

#### 5.2 Internal Program Memory Read/ Writes

#### 5.2.1 TABLE READ OVERVIEW (TBLRD)

The  $\ensuremath{\mathtt{TBLRD}}$  instructions are used to read data from program memory to data memory.

TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TAB-LAT. In addition, TBLPTR can be modified automatically for the next Table Read operation.

Table Reads from program memory are performed one byte at a time. The instruction will load TABLAT with the one byte from program memory pointed to by TBLPTR.


# 5.2.2 INTERNAL PROGRAM MEMORY WRITE BLOCK SIZE

The internal program memory of PIC18CXXX devices is written in blocks. For PIC18CXX2 devices, the write block size is 2 bytes. Consequently, Table Write operations to internal program memory are performed in pairs, one byte at a time. When a Table Write occurs to an even program memory address (TBLPTR<0> = 0), the contents of TABLAT are transferred to an internal holding register. This is performed as a short write and the program memory block is not actually programmed at this time. The holding register is not accessible by the user.

When a Table Write occurs to an odd program memory address (TBLPTR,)>=1), a long write is started. During the long write, the contents of TABLAT are written to the high byte of the program memory block and the contents of the holding register are transferred to the low byte of the program memory block.

Figure 5-3 shows the holding register and the program memory write blocks.

If a single byte is to be programmed, the low (even) byte of the destination program word should be read using TBLRD\*, modified or changed, if required, and written back to the same address using TBLWT\*+. The high (odd) byte should be read using TBLRD\*, modified or changed if required, and written back to the same address using TBLWT. The write to an odd address will cause a long write to begin. This process ensures that existing data in either byte will not be changed unless desired.



#### FIGURE 5-3: HOLDING REGISTER AND THE WRITE BLOCK

#### 5.2.2.1 OPERATION

The long write is what actually programs words of data into the internal memory. When a TBLWT to the MSB of the write block occurs, instruction execution is halted. During this time, programming voltage and the data stored in internal latches is applied to program memory.

For a long write to occur:

- 1. MCLR/VPP pin must be at the programming voltage
- 2. LWRT bit must be set
- 3. TBLWT to the address of the MSB of the write block

If the LWRT bit is clear, a short write will occur and program memory will not be changed. If the TBLWT is not to the MSB of the write block, then the programming phase is not initiated.

Setting the LWRT bit enables long writes when the  $\overline{\text{MCLR}}$  pin is taken to VPP voltage. Once the LWRT bit is set, it can be cleared only by performing a POR or  $\overline{\text{MCLR}}$  reset.

To ensure that the memory location has been well programmed, a minimum programming time is required. The long write can be terminated after the programming time has expired by a reset or an interrupt. Having only one interrupt source enabled to terminate the long write ensures that no unintended interrupts will prematurely terminate the long write.

#### 5.2.2.2 SEQUENCE OF EVENTS

The sequence of events for programming an internal program memory location should be:

- 1. Enable the interrupt that terminates the long write. Disable all other interrupts.
- 2. Clear the source interrupt flag.
- 3. If Interrupt Service Routine execution is desired when the device wakes, enable global interrupts.
- 4. Set LWRT bit in the RCON register.
- 5. Raise MCLR/VPP pin to the programming voltage, VPP.
- 6. Clear the WDT (if enabled).
- 7. Set the interrupt source to interrupt at the required time.
- 8. Execute the table write for the lower (even) byte. This will be a short write.
- 9. Execute the table write for the upper (odd) byte. This will be a long write. The controller will go to sleep while programming. The interrupt wakes the controller.
- 10. If GIE was set, service the interrupt request.
- 11. Lower MCLR/VPP pin to VDD.
- 12. Verify the memory location (table read).

PIC18CXX2

#### 5.2.3 INTERRUPTS

The long write must be terminated by a reset or any interrupt.

The interrupt source must have its interrupt enable bit set. When the source sets its interrupt flag, programming will terminate. This will occur regardless of the settings of interrupt priority bits, the GIE/GIEH bit or the PIE/GIEL bit. Depending on the states of interrupt priority bits, the GIE/GIEH bit or the PIE/GIEL bit, program execution can either be vectored to the high or low priority Interrupt Service Routine (ISR) or continue execution from where programming commenced.

In either case, the interrupt flag will not be cleared when programming is terminated and will need to be cleared by the software.

TABLE 5-2:	SLEEP MODE, INTERRUPT ENABLE BITS AND INTERRUPT RESULTS
IADLL J-Z.	SELLI MODE, INTERNOT I LINADEL DITS AND INTERNOT I RESOLTS

GIE/ GIEH	PIE/ GIEL	Priority	Interrupt Enable	Interrupt Flag	Action
X	Х	Х	0 (default)	Х	Long write continues even if interrupt flag becomes set during sleep.
x	Х	Х	1	0	Long write continues, will wake when the interrupt flag is set.
0 (default)	0 (default)	Х	1	1	Terminates long write, executes next instruction. Interrupt flag not cleared.
0 (default)	1	1 high priority (default)	1	1	Terminates long write, executes next instruction. Interrupt flag not cleared.
1	0 (default)	0 Iow	1	1	Terminates long write, executes next instruction. Interrupt flag not cleared.
0 (default)	1	0 Iow	1	1	Terminates long write, branches to low priority interrupt vector. Interrupt flag can be cleared by ISR.
1	0 (default)	1 high priority (default)	1	1	Terminates long write, branches to high priority interrupt vector. Interrupt flag can be cleared by ISR.

# 5.2.4 UNEXPECTED TERMINATION OF WRITE OPERATIONS

If a write is terminated by an unplanned event such as loss of power, an unexpected reset, or an interrupt that was not disabled, the memory location just programmed should be verified and reprogrammed if needed.



NOTES:

# 6.0 8 X 8 HARDWARE MULTIPLIER

#### 6.1 <u>Introduction</u>

An 8 x 8 hardware multiplier is included in the ALU of the PIC18CXX2 devices. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16-bit result. The result is stored into the 16-bit product register pair (PRODH:PRODL). The multiplier does not affect any flags in the ALUSTA register. Making the 8 x 8 multiplier execute in a single cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms

The performance increase allows the device to be used in applications previously reserved for Digital Signal Processors.

Table 6-1 shows a performance comparison between enhanced devices using the single cycle hardware multiply, and performing the same function without the hardware multiply.

Routine	Multiply Method	Program	Cycles	Time			
		Memory (Words)	(Max)	@ 40 MHz	@ 10 MHz	@ 4 MHz	
8 x 8 unsigned	Without hardware multiply	13	69	6.9 µs	27.6 μs	69 µs	
	Hardware multiply	1	1	100 ns	400 ns	1 μs	
8 x 8 signed	Without hardware multiply	33	91	9.1 μs	36.4 μs	91 μs	
	Hardware multiply	6	6	600 ns	2.4 μs	6 µs	
16 x 16 unsigned	Without hardware multiply	21	242	24.2 μs	96.8 µs	242 μs	
	Hardware multiply	24	24	2.4 μs	9.6 µs	24 μs	
16 x 16 signed	Without hardware multiply	52	254	25.4 μs	102.6 μs	254 μs	
	Hardware multiply	36	36	3.6 µs	14.4 μs	36 µs	

#### TABLE 6-1: PERFORMANCE COMPARISON

#### 6.2 <u>Operation</u>

Example 6-1 shows the sequence to do an  $8 \times 8$  unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example 6-2 shows the sequence to do an 8 x 8 signed multiply. To account for the sign bits of the arguments, each argument's most significant bit (MSb) is tested and the appropriate subtractions are done.

#### EXAMPLE 6-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVFF ARG1, WREG ; MULWF ARG2 ; ARG1 \* ARG2 -> ; PRODH:PRODL

#### EXAMPLE 6-2: 8 x 8 SIGNED MULTIPLY ROUTINE

MOVFF	ARG1, WREG	
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL
BTFSC	ARG2, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; – ARG1
MOVFF	ARG2, WREG	
BTFSC	ARG1, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; – ARG2

Example 6-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 6-1 shows the algorithm that is used. The 32-bit result is stored in 4 registers RES3:RES0.

#### EQUATION 6-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0	=	ARG1H:ARG1L • ARG2H:ARG2L
	=	(ARG1H • ARG2H • 2 <sup>16</sup> )+
		(ARG1H • ARG2L • 2 <sup>8</sup> )+
		(ARG1L • ARG2H • 2 <sup>8</sup> )+
		(ARG1L • ARG2L)

#### EXAMPLE 6-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

		WOLTIF		
	MOVFF	ARG1L, WREG		
	MULWF	ARG2L	;	ARG1L * ARG2L ->
			;	PRODH: PRODL
	MOVFF	PRODH, RES1	;	
	MOVFF	PRODL, RESO	;	
;				
	MOVFF	ARG1H, WREG		
	MULWF	ARG2H	;	ARG1H * ARG2H ->
			;	PRODH: PRODL
	MOVFF	PRODH, RES3	;	
	MOVFF	PRODL, RES2	;	
;				
	MOVFF	ARG1L, WREG		
	MULWF	ARG2H	;	ARG1L * ARG2H ->
			;	PRODH: PRODL
	MOVFF	PRODL, WREG	;	
	ADDWF	RES1, F	;	Add cross
	MOVFF	PRODH, WREG	;	products
	ADDWFC	RES2, F	;	
	CLRF	WREG, F	;	
	ADDWFC	RES3, F	;	
;				
	MOVFF	ARG1H, WREG	;	
	MULWF	ARG2L	;	ARG1H * ARG2L ->
			;	PRODH: PRODL
	MOVFF	PRODL, WREG	;	
	ADDWF	RES1, F	;	Add cross
	MOVFF	PRODH, WREG	;	products
	ADDWFC	RES2, F	;	
	CLRF	WREG, F	;	
	ADDWFC	RES3, F	;	

Example 6-4 shows the sequence to do an 16 x 16 signed multiply. Equation 6-2 shows the algorithm used. The 32-bit result is stored in four registers RES3:RES0. To account for the sign bits of the arguments, each argument pairs most significant bit (MSb) is tested and the appropriate subtractions are done.

#### EQUATION 6-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0

=	
=	(ARG1H • ARG2H • 2 <sup>16</sup> )+
	(ARG1H • ARG2L • 2 <sup>8</sup> )+
	(ARG1L • ARG2H • 2 <sup>8</sup> )+
	(ARG1L • ARG2L)+
	(-1 ● ARG2H<7> ● ARG1H:ARG1L ● 2 <sup>16</sup> )+
	$(-1 \bullet \text{ARG1H} < 7 > \bullet \text{ARG2H} : \text{ARG2L} \bullet 2^{16})$

#### EXAMPLE 6-4: 16 x 16 SIGNED MULTIPLY ROUTINE

		ROUTIN	IE	
	MOVFF	ARG1L, WREG		
	MULWF	ARG2L	;	ARG1L * ARG2L ->
				PRODH: PRODL
	MOVFF	PRODH, RES1		
		PRODL, RESO		
;				
	MOVFF	ARG1H, WREG		
	MULWF			ARG1H * ARG2H ->
				PRODH:PRODL
	MOVFF	PRODH, RES3		
		PRODL, RES2		
;				
	MOVFF	ARG1L, WREG		
	MULWF		;	ARG1L * ARG2H ->
			;	
	MOVFF	PRODL, WREG		
	ADDWF			Add cross
		PRODH, WREG	;	products
			;	Producob
	CLRF		;	
			;	
;	1122/11 0	11200, 1		
	MOVFF	ARG1H, WREG	;	
				ARG1H * ARG2L ->
	110201	Intobe	;	
	MOVFF	PRODL, WREG		
		RES1, F		
		PRODH, WREG		
			;	F
	CLRF	WREG, F	;	
	ADDWFC	RES3, F	;	
;				
	BTFSS	ARG2H, 7	;	ARG2H:ARG2L neg?
	GOTO	SIGN_ARG1	;	ARG2H:ARG2L neg? no, check ARG1
	MOVFF	ARG1L, WREG		-,
	SUBWF	RES2	;	
	MOVFF	ARG1H, WREG	;	
		RES3		
;				
SIC	GN_ARG1			
	—	ARG1H, 7	;	ARG1H:ARG1L neg?
	GOTO	CONT_CODE	;	no, done
	MOVFF	ARG2L, WREG		
		RES2	;	
		ARG2H, WREG	;	
	SUBWFB			
;				
COI	NT_CODE			
	-:			



NOTES:

# 7.0 INTERRUPTS

The PIC18CXX2 devices have multiple interrupt sources and an interrupt priority feature that allows each interrupt source to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 000008h and the low priority interrupt vector is at 000018h. High priority interrupt events will override any low priority interrupts that may be in progress.

There are ten registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2
- PIE1, PIE2
- IPR1, IPR2

It is recommended that the Microchip header files supplied with MPLAB be used for the symbolic bit names in these registers. This allows the assembler/compiler to automatically take care of the placement of these bits within the specified register.

Each interrupt source has three bits to control its operation. The functions of these bits are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- Priority bit to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set. Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared. When the interrupt flag, enable bit and appropriate global interrupt enable it are set, the interrupt will vector immediately to address 000008h or 000018h depending on the priority level. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PICmicro mid-range devices. In compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 000008h in compatibility mode.


When an interrupt is responded to, the Global Interrupt Enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (00008h or 000018h). Once in the interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding enable bit or the GIE bit.

#### FIGURE 7-1: INTERRUPT LOGIC



#### 7.0.1 INTCON REGISTERS

The INTCON Registers are readable and writable registers, which contains various enable, priority and flag bits.

## Register 7-1: INTCON Register

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF
	bit 7							bit 0
bit 7	<b>GIE/GIEH:</b> Global Interrupt Enable bit <u>When IPEN = 0:</u>							
		es all un-mask es all interrupt	-	3				
	When IPE	N = 1:						
		es all interrupts es all interrupt						
bit 6	PEIE/GEII When IPE	<b>_:</b> Peripheral Ir <u>N = 0:</u>	nterrupt Ena	ble bit				
		es all un-mask es all peripher		-				
	When IPE	N = 1:						
		es all low prior es all priority p						
bit 5	1 = Enable	TMR0 Overflow as the TMR0 o es the TMR0 o	verflow inter	rupt				
bit 4	1 = Enable	IT0 External Ir es the INT0 ex es the INT0 ex	ternal interru	upt				
bit 3	1 = Enable	Port Change I es the RB port es the RB port	change inte	rrupt				
bit 2	TMR0IF: 7 1 = TMR0	MR0 Overflov register has o register did no	v Interrupt F verflowed (n	lag bit	ed in softw	are)		
bit 1	1 = The IN	T0 External In IT0 external in IT0 external in	terrupt occu	rred (must b	e cleared ir	n software)		
bit 0	1 = At leas	Port Change I st one of the R of the RB7:RB	B7:RB4 pins	s changed st		e cleared in	n software)	
	Legend:							
	R = Reada	able bit	W = Wr	itable bit	U = Unim	plemented	bit, read as	· '0'
	- n = Value	e at POR reset	t '1' = Bit	is set	'0' = Bit is	cleared	x = Bit is	unknown

**Note:** Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

-		-	-					
	R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1
	RBPU	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP	_	RBIP
	bit 7							bit 0
bit 7		ORTB Pull-up ORTB pull-ups		1				
		B pull-ups are			ort latch valu	les		
bit 6	INTEDG0	External Inte	rrupt0 Edge	Select bit				
		upt on rising e	•					
bit 5		upt on falling e	•	Coloct hit				
DIL D		: External Inte		Select bit				
	0 = Interru	upt on falling e	edge					
bit 4		: External Inte		Select bit				
		upt on rising e upt on falling e	•					
bit 3		nented: Read	•					
bit 2		TMR0 Overflo		riority bit				
	1 = High p	oriority						
	0 = Low p	•						
bit 1	•	nented: Read						
bit 0	1 = High p	Port Change	Interrupt Price	ority bit				
	0 = Low p							
		-						
	Legend:							
	R = Reada	able bit	W = Wr	itable bit	U = Unim	olemented	bit, read as	s 'O'

#### Register 7-2: INTCON2 Register

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

**Note:** Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

#### Register 7-3: INTCON3 Register

	R/W-1	R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
	INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF
	bit 7							bit 0
bit 7	INT2IP: IN 1 =High pr 0 =Low pri	•	nterrupt Prio	rity bit				
bit 6	INT1IP: INT1 External Interrupt Priority bit 1 =High priority 0 =Low priority							
bit 5	Unimplem	nented: Read	as '0'					
bit 4	INT2IE: INT2 External Interrupt Enable bit 1 =Enables the INT2 external interrupt 0 =Disables the INT2 external interrupt							
bit 3	INT1IE: INT1 External Interrupt Enable bit 1 =Enables the INT1 external interrupt 0 =Disables the INT1 external interrupt							
bit 2	Unimplem	nented: Read	as '0'					
bit 1	INT2IF: INT2 External Interrupt Flag bit 1 =The INT2 external interrupt occurred (must be cleared in software)							
bit 0	<ul> <li>0 =The INT2 external interrupt did not occur</li> <li>INT1IF: INT1 External Interrupt Flag bit</li> <li>1 =The INT1 external interrupt occurred (must be cleared in software)</li> <li>0 =The INT1 external interrupt did not occur</li> </ul>							
	Legend:							
	R = Reada	able bit	W = WI	ritable bit	U = Unim	plemented	bit, read as	s 'O'
	- n = Value	e at POR rese	t '1' = Bit	is set	'0' = Bit is	cleared	x = Bit is	unknown

**Note:** Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

#### 7.0.2 **PIR REGISTERS**

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to he number of peripheral interrupt sources, there are two Peripheral Interrupt Flag Registers (PIR1, PIR2).

- Note 1: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).
- Note 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt, and after servicing that interrupt.

#### 7.0.3 PIE REGISTERS

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Enable Registers (PIE1, PIE2). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

#### **IPR REGISTERS** 7.0.4

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to on the number of peripheral interrupt sources, there are two Peripheral Interrupt Priority Registers (IPR1, IPR2). The operation of the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

#### RCON REGISTER 7.0.5

The RCON register contains the bit which is used to enable prioritized interrupts (IPEN).

x = Bit is unknown

#### Register 7-4: RCON Register

	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0
	IPEN	LWRT		RI	TO	PD	POR	BOR
	bit 7							bit 0
oit 7	1 = Enable	rrupt Priority e priority level e priority leve	s on interrup		compatibilit	y mode)		
oit 6	<b>LWRT:</b> Long Write Enable For details of bit operation see Register 4-1							
oit 5	Unimplem	nented: Read	as '0'					
oit 4		Instruction Fla	•	ster 4-1				
oit 3		dog Time-ou of bit operati	•	ster 4-1				
oit 2		r-down Detec of bit operati	0	ster 4-1				
oit 1		er-on Reset S of bit operati		ster 4-1				
oit O	<b>BOR:</b> Brown-out Reset Status bit For details of bit operation see Register 4-1							
	Legend:							
	R = Reada	able bit	W = Wr	itable bit	U = Unimp	lemented	bit, read as	'0'

'1' = Bit is set

- n = Value at POR reset

'0' = Bit is cleared

	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0				
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF				
	bit 7							bit 0				
	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
PIR2		—	—	—	BCLIF	LVDIF	TMR3IF	CCP2IF				
	bit 7							bit 0				
PIR1	bit 7	<ul> <li>bit 7 PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit</li> <li>1 = A read or a write operation has taken place (must be cleared in software)</li> <li>0 = No read or write has occurred</li> </ul>										
	bit 6	•	nversion con leared in sof	npleted tware)	9							
	bit 5	<ul> <li>0 = The A/D conversion is not complete</li> <li>RCIF: USART Receive Interrupt Flag bit</li> <li>1 = The USART receive buffer, RCREG, is full (cleared when RCREG is read)</li> <li>0 = The USART receive buffer is empty</li> </ul>										
	bit 4 <b>TXIF</b> : USART Transmit Interrupt Flag bit 1 = The USART transmit buffer, TXREG, is empty (cleared when TXREG is written) 0 = The USART transmit buffer is full											
	bit 3	<ul> <li>SSPIF: Master Synchronous Serial Port Interrupt Flag bit</li> <li>1 = The transmission/reception is complete (must be cleared in software)</li> <li>0 = Waiting to transmit/receive</li> </ul>										
	bit 2	CCP1IF: CCP1 Interrupt Flag bit <u>Capture Mode</u> 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred										
		Compare Mod 1 = A TMR1 r (must be 0 = No TMR1	egister comp cleared in so	ftware)								
		PWM Mode	mode									
	bit 1		2 to PR2 Ma R2 match of leared in sof	ccurred tware)	Flag bit							
	bit 0	<ul> <li>0 = No TMR2 to PR2 match occurred</li> <li>TMR1IF: TMR1 Overflow Interrupt Flag bit</li> <li>1 = TMR1 register overflowed     (must be cleared in software)</li> <li>0 = TMR1 register did not overflow</li> </ul>										

# Register 7-5: Peripheral Interrupt Request (Flag) Registers (cont'd)

PIR2	bit 7-4	Unimplemented: Read as '0'
	bit 3	BCLIF: Bus Collision Interrupt Flag bit 1 = A Bus Collision occurred (must be cleared in software) 0 = No Bus Collision occurred
	bit 2	<ul> <li>LVDIF: Low-Voltage Detect Interrupt Flag bit</li> <li>1 = A low voltage condition occurred (must be cleared in software)</li> <li>0 = The device voltage is above the Low Voltage Detect trip point</li> </ul>
	bit 1	<pre>TMR3IF: TMR3 Overflow Interrupt Flag bit 1 = TMR3 register overflowed   (must be cleared in software) 0 = TMR3 register did not overflow</pre>
	bit 0	CCP2IF: CCPx Interrupt Flag bit <u>Capture Mode</u> 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred
		Compare Mode 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred
		<u>PWM Mode</u> Unused in this mode
	Legend:	
	R = Rea	dable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
	1 = Dit 13 301		X = Dit 13 unknown

E1         PSPIE         ADIE         RCIE         TXIE         SSPIE           bit 7         -         -         -         R/W-0           E2         -         -         -         BCLIE	CCP1IE R/W-0 LVDIE	TMR2IE R/W-0 TMR3IE	TMR1IE bit 0 R/W-0								
U-0 U-0 U-0 R/W-0			R/W-0								
E2 BCLIE	LVDIE	TMR3IE									
			CCP2IE								
bit 7			bit 0								
E1 bit 7 PSPIE: Parallel Slave Port Read/Write Interrupt Enal 1 = Enables the PSP read/write interrupt 0 = Disables the PSP read/write interrupt bit 6 ADIE: A/D Converter Interrupt Enable bit 1 = Enables the A/D interrupt	<ul> <li>D = Disables the PSP read/write interrupt</li> <li>ADIE: A/D Converter Interrupt Enable bit</li> </ul>										
<ul> <li>0 = Disables the A/D interrupt</li> <li>bit 5 RCIE: USART Receive Interrupt Enable bit</li> <li>1 = Enables the USART receive interrupt</li> <li>0 = Disables the USART receive interrupt</li> </ul>											
bit 4 <b>TXIE</b> : USART Transmit Interrupt Enable bit 1 = Enables the USART transmit interrupt 0 = Disables the USART transmit interrupt											
bit 3 <b>SSPIE</b> : Master Synchronous Serial Port Interrupt En 1 = Enables the MSSP interrupt 0 = Disables the MSSP interrupt	able bit										
bit 2 <b>CCP1IE</b> : CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt											
bit 1 <b>TMR2IE</b> : TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt											
bit 0 <b>TMR1IE</b> : TMR1 Overflow Interrupt Enable bit 1 = Enables the TMR1 overflow interrupt 0 = Disables the TMR1 overflow interrupt											
E2 bit 7-4 Unimplemented: Read as '0'											
bit 3 <b>BCLIE</b> : Bus Collision Interrupt Enable bit 1 = Enabled 0 = Disabled											
bit 2 LVDIE: Low-voltage Detect Interrupt Enable bit 1 = Enabled 0 = Disabled											
bit 1 <b>TMR3IE</b> : TMR3 Overflow Interrupt Enable bit 1 = Enables the TMR3 overflow interrupt 0 = Disables the TMR3 overflow interrupt											
bit 0 <b>CCP2IE</b> : CCP2 Interrupt Enable bit 1 = Enables the CCP2 interrupt 0 = Disables the CCP2 interrupt											
Legend:											
R = Readable bit W = Writable bit U = Unimpl	emented b	oit, read as	ʻ0'								
- n = Value at POR reset '1' = Bit is set '0' = Bit is c	leared	x = Bit is u	nknown								

# Register 7-6: Peripheral Interrupt Enable Registers

		-		-										
IPR1	R/W-1 PSPIP	R/W-1 ADIP	R/W-1 RCIP	R/W-1 TXIP	R/W-1 SSPIP	R/W-1 CCP1IP	R/W-1 TMR2IP	R/W-1 TMR1IP						
IPRI		ADIP	RCIP	TAP	55PIP	CCPTIP	TMRZIP							
	bit 7							bit 0						
	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1						
IPR2		—			BCLIP	LVDIP	TMR3IP	CCP2IP						
	bit 7							bit 0						
IPR1	bit 7	bit 7 <b>PSPIP:</b> Parallel Slave Port Read/Write Interrupt Priority bit 1 = High priority 0 = Low priority												
	bit 6													
	bit 5													
	bit 4													
	bit 3	<ul> <li>SSPIP: Master Synchronous Serial Port Interrupt Priority bit</li> <li>1 = High priority</li> <li>0 = Low priority</li> </ul>												
	bit 2	CCP1IP: CCP1 Interrupt Priority bit 1 = High priority 0 = Low priority												
	bit 1	<b>TMR2IP</b> : TMR 1 = High priori 0 = Low priorit	2 to PR2 Ma ty	atch Interrupt	Priority bit									
	bit 0	<b>TMR1IP</b> : TMR1 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority												
PR2	bit 7-4	Unimplement	ed: Read as	; '0'										
	bit 3	BCLIP: Bus Collision Interrupt Priority bit 1 = High priority 0 = Low priority												
	bit 2	<b>LVDIP</b> : Low-voltage Detect Interrupt Priority bit 1 = High priority 0 = Low priority												
	bit 1	<b>TMR3IP</b> : TMR3 Overflow Interrupt Priority bit 1 = High priority												
	bit 0	<ul> <li>0 = Low priority</li> <li>CCP2IP: CCP2 Interrupt Priority bit</li> <li>1 = High priority</li> <li>0 = Low priority</li> </ul>												
	Legend:													
	-	dable bit	W =	W = Writable bit U = Unimplemented bit, read as										
	- n – Val	ue at POR rese	ot '1' –	Bit is set		Bit is cleare		Bit is unknow						

# Register 7-7: Peripheral Interrupt Priority Registers

#### 7.0.6 INTO INTERRUPT

External interrupts on the RB0/INT0, RB1/INT1 and RB2/INT2 pins are edge triggered: either rising if the corresponding INTEDGx bit is set in the INTCON2 register, or falling, if the INTEDGx bit is clear. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit INTxF is set. This interrupt can be disabled by clearing the corresponding enable bit INTxE. Flag bit INTxF must be cleared in software in the interrupt service routine before re-enabling the interrupt. All external interrupts (INT0, INT1 and INT2) can wake-up the processor from SLEEP, if bit INTxE was set prior to going into SLEEP. If the global interrupt enable bit GIE set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits INT1IP (INTCON3<6>) and INT2IP (INTCON3<7>). There is no priority bit associated with INT0. It is always a high priority interrupt source.

#### 7.0.7 TMR0 INTERRUPT

In 8-bit mode (which is the default), an overflow (FFh  $\rightarrow$  00h) in the TMR0 register will set flag bit TMR0IF. In 16-bit mode, an overflow (FFFh  $\rightarrow$  0000h) in the

TMR0H:TMR0L registers will set flag bit TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit TMR0IP (INTCON2<2>). See Section 8.0 for further details on the Timer0 module.

#### 7.0.8 PORTB INTERRUPT ON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<3>). Interrupt priority for PORTB Interrupt on change is determined by the value contained in the interrupt priority bit RBIP (INTCON2<0>).

#### 7.1 <u>Context Saving During Interrupts</u>

During an interrupt, the return PC value is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (See Section 4.3), the user may need to save the WREG, STATUS and BSR registers in software. Depending on the user's application, other registers may also need to be saved. Example 6-1 saves and restores the WREG, STATUS and BSR registers during an interrupt service routine.

EXAMPLE 7-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

MOVWF W\_TEMP ; W\_TEMP is in virtual bank MOVFF STATUS, STATUS\_TEMP ; STATUS\_TEMP located anywhere MOVFF BSR, BSR\_TEMP ; BSR located anywhere : ; USER ISR CODE ; BSR\_TEMP, BSR MOVFF ; Restore BSR MOVF W\_TEMP, W ; Restore WREG STATUS\_TEMP, STATUS MOVFF ; Restore STATUS



NOTES:

# 8.0 I/O PORTS

Depending on the device selected, there are either five ports or three ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Each port has three registers for its operation. These registers are:

- TRIS register (Data Direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (output latch)

The data latch (LAT register) is useful for read-modify-write operations on the value that the I/O pins are driving.

#### 8.1 PORTA, TRISA and LATA Registers

PORTA is a 6-bit wide bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (=1) will make the corresponding PORTA pin an input, (i.e., put the corresponding output driver in a hi-impedance mode). Clearing a TRISA bit (=0) will make the corresponding PORTA pin an output, (i.e., put the contents of the output latch on the selected pin).

**Note:** On a Power-on Reset, these pins are configured as inputs and read as '0'.

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch.

The Data Latch register (LATA) is also memory mapped. Read-modify-write operations on the LATA register reads and writes the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.


The other PORTA pins are multiplexed with analog inputs and the analog VREF+ and VREF- inputs. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

Note: On a Power-on Reset, these pins are configured as analog inputs and read as '0'.


The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.


#### EXAMPLE 8-1: INITIALIZING PORTA

CLRF PORTA	; Initialize PORTA by ; clearing output ; data latches
CLRF LATA	<pre>; Alternate method ; to clear output ; data latches</pre>
MOVLW 0x07 MOVWF ADCON1 MOVLW 0xCF	; Configure A/D ; for digital inputs ; Value used to ; initialize data ; direction
MOVWF TRISA	; Set RA<3:0> as inputs ; RA<5:4> as outputs



#### FIGURE 8-2: BLOCK DIAGRAM OF RA4/ T0CKI PIN





# TABLE 8-1:PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit0	TTL	Input/output or analog input
RA1/AN1	bit1	TTL	Input/output or analog input
RA2/AN2/VREF-	bit2	TTL	Input/output or analog input or VREF-
RA3/AN3/VREF+	bit3	TTL	Input/output or analog input or VREF+
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0 Output is open drain type
RA5/SS/AN4/LVDIN	bit5	TTL	Input/output or slave select input for synchronous serial port or analog input, or low voltage detect input
OSC2/CLKO/RA6	bit6		OSC2 or clock output or I/O pin

Legend: TTL = TTL input, ST = Schmitt Trigger input

#### TABLE 8-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
PORTA	—	RA6	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
LATA	—	Latch A D	ata Outpu	t Register					xx xxxx	uu uuuu
TRISA	—	PORTA D	ata Directi	on Regist	er			11 1111	11 1111	
ADCON1	ADFM	ADCS2	_	_	PCFG3	PCFG2	PCFG1	PCFG0	0- 0000	0- 0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

#### 8.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (=1) will make the corresponding PORTB pin an input, (i.e., put the corresponding output driver in a hi-impedance mode). Clearing a TRISB bit (=0) will make the corresponding PORTB pin an output, (i.e. put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register reads and writes the latched output value for PORTB.

#### EXAMPLE 8-2: INITIALIZING PORTB

CLRF	PORTB	; Initialize PORTB by ; clearing output
		; data latches
CLRF	LATB	; Alternate method
		; to clear output
		; data latches
MOVLW	0xCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs
		; RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit  $\overrightarrow{\text{RBPU}}$  (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e. any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).


This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVFF instruction). This will end the mismatch condition.
- b) Clear flag bit RBIF.


A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.


#### FIGURE 8-4: BLOCK DIAGRAM OF RB7:RB4 PINS



#### FIGURE 8-5: BLOCK DIAGRAM OF RB2:RB0 PINS







Name	Bit#	Buffer	Function
RB0/INT0	bit0	TTL/ST <sup>(1)</sup>	Input/output pin or external interrupt input1. Internal software programmable weak pull-up.
RB1/INT1	bit1	TTL/ST <sup>(1)</sup>	Input/output pin or external interrupt input2. Internal software programma- ble weak pull-up.
RB2/INT2	bit2	TTL/ST <sup>(1)</sup>	Input/output pin or external interrupt input3. Internal software programma- ble weak pull-up.
RB3/CCP2 <sup>(3)</sup>	bit3	TTL/ST <sup>(4)</sup>	Input/output pin. Capture2 input/Compare2 output/PWM output when CCP2MX configuration bit is enabled. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt on change). Internal software programma- ble weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt on change). Internal software programma- ble weak pull-up.
RB6	bit6	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt on change). Internal software programma- ble weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt on change). Internal software programma- ble weak pull-up. Serial programming data.

#### TABLE 8-3: PORTB FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

**2:** This buffer is a Schmitt Trigger input when used in serial programming mode.

3: A device configuration bit selects which I/O pin the CCP2 pin is multiplexed on.

4: This buffer is a Schmitt Trigger input when configured as the CCP2 input.

# TABLE 8-4:SUMMARY OF REGISTERS<br/>ASSOCIATED WITH PORTB

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
LATB	LATB Da	ta Output Re								
TRISB	PORTB	Data Directior	n Register						1111 1111	1111 1111
INTCON	GIE/ GIEH	PEIE/ GIEL			RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
INTCON2	RBPU	BPU INTEDG0 INTEDG1		INTEDG2	—	TMR0IP	—	RBIP	1111 -1-1	1111 -1-1
INTCON3	INT2IP	INT1IP	—	INT2IE	INT1IE	—	INT2IF	INT1IF	11-0 0-00	11-0 0-00

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

#### 8.3 PORTC, TRISC and LATC Registers

PORTC is an 8 bit wide bi-directional port. The corresponding Data Direction Register is TRISC. Setting a TRISC bit (=1) will make the corresponding PORTC pin an input, (i.e., put the corresponding output driver in a hi-impedance mode). Clearing a TRISC bit (=0) will make the corresponding PORTC pin an output, (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register reads and writes the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 8-5). PORTC pins have Schmitt Trigger input buffers.


When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register, without concern due to peripheral overrides.

#### EXAMPLE 8-3: INITIALIZING PORTC

CLRF	PORTC		Initialize PORTC by
		;	clearing output
		;	data latches
CLRF	LATC	;	Alternate method
		;	to clear output
		;	data latches
MOVLW	0xCF	; `	Value used to
		;	initialize data
		;	direction
MOVWF	TRISC	;	Set RC<3:0> as inputs
		;	RC<5:4> as outputs
		; ]	RC<7:6> as inputs

FIGURE 8-7: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input
RC1/T1OSI/CCP2	2 bit1 ST		Input/output port pin, Timer1 oscillator input, or Capture2 input/ Compare2 output/PWM output when CCP2MX configuration bit is disabled.
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and $I^2C$ modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode).
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port data output
RC6/TX/CK	bit6	ST	Input/output port pin, Addressable USART Asynchronous Transmit, or Addressable USART Synchronous Clock
RC7/RX/DT	bit7	ST	Input/output port pin, Addressable USART Asynchronous Receive, or Addressable USART Synchronous Data

### TABLE 8-5:PORTC FUNCTIONS

Legend: ST = Schmitt Trigger input

#### TABLE 8-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets	
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu	
LATC	LATC Da	ta Output F	Register		xxxx xxxx	uuuu uuuu					
TRISC	PORTC I	ORTC Data Direction Register 1111 1111 1111 1111 1									

Legend: x = unknown, u = unchanged.

#### 8.4 PORTD, TRISD and LATD Registers

This section is applicable to only the PIC18C4X2 devices.

PORTD is an 8 bit wide bi-directional port. The corresponding Data Direction Register is TRISD. Setting a TRISD bit (=1) will make the corresponding PORTD pin an input, (i.e., put the corresponding output driver in a hi-impedance mode). Clearing a TRISD bit (=0) will make the corresponding PORTD pin an output, (i.e., put the contents of the output latch on the selected pin).

The Data Latch Register (LATD) is also memory mapped. Read-modify-write operations on the LATD register reads and writes the latched output value for PORTD.


PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

PORTD can be configured as an 8-bit wide microprocessor port (parallel slave port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL. See Section 8.6 for additional information on the Parallel Slave Port (PSP).

#### EXAMPLE 8-4: INITIALIZING PORTD

CLRF	PORTD	; Initialize PORTD by
		; clearing output
		; data latches
CLRF	LATD	; Alternate method
		; to clear output
		; data latches
MOVLW	0xCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISD	; Set RD<3:0> as inputs
		; RD<5:4> as outputs
		; RD<7:6> as inputs

#### FIGURE 8-8: PORTD BLOCK DIAGRAM IN I/O PORT MODE



#### TABLE 8-7: PORTD FUNCTIONS

Name	Bit#	Buffer Type	Function
RD0/PSP0	bit0	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit0
RD1/PSP1	bit1	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit1
RD2/PSP2	bit2	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit2
RD3/PSP3	bit3	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit3
RD4/PSP4	bit4	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit4
RD5/PSP5	bit5	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit5
RD6/PSP6	bit6	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit6
RD7/PSP7	bit7	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit7

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffer when in Parallel Slave Port Mode.

#### TABLE 8-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
LATD	LATD D	LATD Data Output Register								uuuu uuuu
TRISD	PORTD	PORTD Data Direction Register								1111 1111
TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE	Data Directi	0000 -111	0000 -111	

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTD.

#### 8.5 PORTE, TRISE and LATE Registers

This section is only applicable to the PIC18C4X2 devices.

PORTE is an 3 bit wide bi-directional port. The corresponding Data Direction Register is TRISE. Setting a TRISE bit (=1) will make the corresponding PORTE pin an input, (i.e., put the corresponding output driver in a hi-impedance mode). Clearing a TRISE bit (=0) will make the corresponding PORTE pin an output, (i.e., put the contents of the output latch on the selected pin).

The Data Latch Register (LATE) is also memory mapped. Read-modify-write operations on the LATE register reads and writes the latched output value for PORTE.

PORTE has three pins RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/AN7, which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

Figure 8-1 shows the TRISE register, which also controls the parallel slave port operation. Capture2 input/ Compare2 output/PWM output when CCP2MX configuration bit is enabled.

PORTE pins are multiplexed with analog inputs. When selected as an analog input, these pins will read as '0's.


TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note:	On a Power-on Reset, these pins are con-
	figured as analog inputs.

#### EXAMPLE 8-5: INITIALIZING PORTE

CLRF	PORTE	; Initialize PORTE by
		; clearing output
		; data latches
CLRF	LATE	; Alternate method
		; to clear output
		; data latches
MOVLW	0x07	; Configure A/D
MOVWF	ADCON1	; for digital inputs
MOVLW	0x03	; Value used to
		; initialize data
		; direction
MOVWF	TRISC	; Set RE<0> as inputs
		; RE<1> as outputs
		; RE<2> as inputs

### FIGURE 8-9: PORTE BLOCK DIAGRAM IN I/O PORT MODE



© 7/99 Microchip Technology Inc.

R/W-1 R/W-1								
RISE1 TRISE0								
bit 0								
0 = Output								
TRISE0: RE0 direction control bit								
1 = Input 0 = Output								

U = Unimplemented bit, read as '0'

- n = Value at POR reset

#### TABLE 8-9:PORTE FUNCTIONS

Name	Bit#	Buffer Type	Function
RE0/RD/AN5	bitO	ST/TTL <sup>(1)</sup>	Input/output port pin or read control input in parallel slave port mode or analog input: RD 1 = Not a read operation 0 = Read operation. Reads PORTD register (if chip selected)
RE1/WR/AN6	bit1	ST/TTL <sup>(1)</sup>	Input/output port pin or write control input in parallel slave port mode or analog input: WR 1 = Not a write operation 0 = Write operation. Writes PORTD register (if chip selected)
RE2/CS/AN7	bit2	ST/TTL <sup>(1)</sup>	Input/output port pin or chip select control input in parallel slave port mode or analog input: <u>CS</u> 1 = Device is not selected 0 = Device is selected

Legend: ST = Schmitt Trigger input, TTL = TTL input

**Note 1:** Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port Mode.

#### TABLE 8-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
PORTE	_	—	—	_	—	RE2	RE1	RE0	000	000
LATE	_	—	—	_	—	LATE Data	Output Reg	ister	xxx	uuu
TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE Data Direction Bits			0000 -111	0000 -111
ADCON1	ADFM	ADCS2		—	PCFG3	PCFG2	PCFG1	PCFG0	0000	0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTE.

PIC18CXX2

#### 8.6 Parallel Slave Port

The Parallel Slave Port is implemented on the 40-pin devices only (PIC18C4X2).


PORTD operates as an 8-bit wide Parallel Slave Port, or microprocessor port when control bit PSPMODE (TRISE<4>) is set. In slave mode it is asynchronously readable and writable by the external world through RD control input pin RE0/RD and WR control input pin RE1/WR.

It can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin RE0/RD to be the  $\overline{\text{RD}}$  input, RE1/WR to be the  $\overline{\text{WR}}$  input and RE2/ $\overline{\text{CS}}$  to be the  $\overline{\text{CS}}$  (chip select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set). The A/D port configuration bits PCFG2:PCFG0 (ADCON1<2:0>) must be set, which will configure pins RE2:RE0 as digital I/O.


A write to the PSP occurs when both the  $\overline{CS}$  and  $\overline{WR}$  lines are first detected low. A read from the PSP occurs when both the  $\overline{CS}$  and  $\overline{RD}$  lines are first detected low.


The PORTE I/O pins become control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs), and the ADCON1 is configured for digital I/O. In this mode, the input buffers are TTL.

# FIGURE 8-10: PORTD AND PORTE BLOCK DIAGRAM



#### FIGURE 8-11: PARALLEL SLAVE PORT WRITE WAVEFORMS





#### TABLE 8-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
PORTD	Port data	latch when	xxxx xxxx	uuuu uuuu						
LATD	LATD Data	a Output B	its						xxxx xxxx	uuuu uuuu
TRISD	PORTD D	ata Directi	on Bits						1111 1111	1111 1111
PORTE	_	—	—	—	—	RE2	RE1	RE0	000	000
LATE	—	—	_	—	—	LATE Data Output Bits			xxx	uuu
TRISE	IBF	OBF	IBOV	PSPMODE		PORTE D	ata Directio	n Bits	0000 -111	0000 -111
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IF	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
ADCON1	ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0	0000	0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Parallel Slave Port.



NOTES:

# 9.0 TIMER0 MODULE

The Timer0 module has the following features:

- Software selectable as an 8-bit or 16-bit timer/ counter
- Readable and writable
- Dedicated 8-bit software programmable prescaler
- Clock source selectable to be external or internal
- Interrupt on overflow from FFh to 00h in 8-bit mode and FFFFh to 0000h in 16-bit mode
- Edge select for external clock

Register 9-1:	T0CON: Timer0 Control R	egister
---------------	-------------------------	---------

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR0ON	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0
bit 7							bit 0


bit 7	TMR0ON: Timer0 On/Off Control bit 1 = Enables Timer0 0 = Stops Timer0
bit 6	<b>T08BIT</b> : Timer0 8-bit/16-bit Control bit 1 = Timer0 is configured as an 8-bit timer/counter 0 = Timer0 is configured as a 16-bit timer/counter
bit 5	<b>TOCS</b> : Timer0 Clock Source Select bit 1 = Transition on T0CKI pin 0 = Internal instruction cycle clock (CLKOUT)
bit 4	<b>T0SE</b> : Timer0 Source Edge Select bit 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin
bit 3	<b>PSA</b> : Timer0 Prescaler Assignment bit 1 = TImer0 prescaler is NOT assigned. Timer0 clock input bypasses prescaler 0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output
bit 2:0	T0PS2:T0PS0: Timer0 Prescaler Select bits
	111 = 1:256 prescale value 110 = 1:128 prescale value 101 = 1:64 prescale value 100 = 1:32 prescale value 011 = 1:16 prescale value 010 = 1:8 prescale value 001 = 1:4 prescale value 000 = 1:2 prescale value
	Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		


Figure 9-1 shows a simplified block diagram of the Timer0 module in 8-bit mode and Figure 9-1 shows a simplified block diagram of the Timer0 module in 16-bit mode.

The T0CON register is a readable and writable register that controls all the aspects of Timer0, including the prescale selection.









#### 9.1 <u>Timer0 Operation</u>

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing the T0CS bit. In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit. In counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit (T0SE). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed below.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

#### 9.2 <u>Prescaler</u>

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not readable or writable.

The PSA and T0PS2:T0PS0 bits determine the prescaler assignment and prescale ratio.

Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g. CLRF TMR0, MOVWF TMR0, BSF TMR0, x....etc.) will clear the prescaler count.

Note:	Writing to TMR0 when the prescaler is
	assigned to Timer0 will clear the prescaler
	count, but will not change the prescaler
	assignment.

#### 9.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control, (i.e., it can be changed "on-the-fly" during program execution).

#### 9.3 <u>Timer0 Interrupt</u>

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode or FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF bit. The interrupt can be masked by clearing the TMR0IE bit. The TMR0IE bit must be cleared in software by the Timer0 module interrupt service routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP, since the timer is shut off during SLEEP.

#### 9.4 <u>16-Bit Mode Timer Reads and Writes</u>

TMR0H is not the high byte of the timer/counter in 16bit mode, but is actually a buffered version of the high byte of Timer0 (refer to Figure 9-1). The high byte of the Timer0 counter/timer is not directly readable nor writable. TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16-bits of Timer0 without having to verify that the read of the high and low byte were valid due to a rollover between successive reads of the high and low byte.

A write to the high byte of Timer0 must also take place through the TMR0H buffer register. Timer0 high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
TMR0L	MR0L Timer0 Module's Low Byte Register								xxxx xxxx	uuuu uuuu
TMR0H	Timer0 Mod	lule's High By	te Registe	r					0000 0000	0000 0000
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	0000 000x	0000 000u
T0CON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	1111 1111
TRISA	_	_	PORTA Data Direction Register					11 1111	11 1111	

TABLE 9-1: REGISTERS ASSOCIATED WITH TIMER0

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.



NOTES:

# 10.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (Two 8-bit registers; TMR1H and TMR1L)
- Readable and writable (Both registers)
- Internal or external clock select
- Interrupt on overflow from FFFFh to 0000h
- Reset from CCP module special event trigger

# Register 10-1: T1CON: Timer1 Control Register

Figure 10-1 is a simplified block diagram of the Timer1 module.

Register 10-1 shows the Timer1 control register. This register controls the operating mode of the Timer1 module as well as contains the Timer1 oscillator enable bit (T1OSCEN). Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

### bit 7 RD16: 16-bit Read/Write Mode Enable bit

1 = Enables register Read/Write of TImer1 in one 16-bit operation 0 = Enables register Read/Write of Timer1 in two 8-bit operations

### bit 6 Unimplemented: Read as '0'

- bit 5:4 **T1CKPS1:T1CKPS0**: Timer1 Input Clock Prescale Select bits
  - 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value
  - 00 = 1:1 Prescale value
- bit 3 T1OSCEN: Timer1 Oscillator Enable bit

1 = Timer1 Oscillator is enabled
0 = Timer1 Oscillator is shut off.
The oscillator inverter and feedback resistor are turned off to eliminate power drain

# bit 2 **T1SYNC**: Timer1 External Clock Input Synchronization Select bit

# When TMR1CS = 1:

1 = Do not synchronize external clock input

0 = Synchronize external clock input

# When TMR1CS = 0:

This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.

# TMR1CS: Timer1 Clock Source Select bit

1 = External clock from pin RC0/T1OSO/T13CKI (on the rising edge)0 = Internal clock (Fosc/4)

bit 0 TMR1ON: Timer1 On bit

- 1 = Enables Timer1
- 0 = Stops Timer1

# Legend:

bit 1

R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'	
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

#### 10.1 <u>Timer1 Operation</u>

Timer1 can operate in one of these modes:


- As a timer
- · As a synchronous counter
- As an asynchronous counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).


When TMR1CS = 0, Timer1 increments every instruction cycle. When TMR1CS = 1, Timer1 increments on every rising edge of the external clock input or the Timer1 oscillator, if enabled.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored.

Timer1 also has an internal "reset input". This reset can be generated by the CCP module (Section 13.0).



#### FIGURE 10-2: TIMER1 BLOCK DIAGRAM: 16-BIT READ/WRITE MODE



### FIGURE 10-1: TIMER1 BLOCK DIAGRAM

#### 10.2 <u>Timer1 Oscillator</u>

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 10-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

#### TABLE 10-1: CAPACITOR SELECTION FOR THE ALTERNATE OSCILLATOR

Osc Type	Freq C1 C						
LP	32 kHz	TBD <sup>(1)</sup>	TBD <sup>(1)</sup>				
Crystal to be Tested:							
32.768 kHz	Epson C-00	1R32.768K-A	RPM				
poin 2: Hig of t star 3: Sin chá rasi	nt in validating her capacitan he oscillator to time ce each resorv vacteristics, th onator/crystal ate values of e pacitor values	sts 33 pF as a the oscillator out also increases nator/crystal h ne user should manufacturer external compo are for design	r circuit. the stability ases the as its own d consult the for appro- onents.				

# 10.3 <u>Timer1 Interrupt</u>

The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

#### 10.4 <u>Resetting Timer1 using a CCP Trigger</u> <u>Output</u>

If the CCP module is configured in compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Note:	The spe	cial e	event	trigg	ers from th	he CC	CP1
	module	will	not	set	interrupt	flag	bit
	TMR1IF	(PIR	1<0>	).			

Timer1 must be configured for either timer or synchronized counter mode to take advantage of this feature. If Timer1 is running in asynchronous counter mode, this reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L registers pair effectively becomes the period register for Timer1.

#### 10.5 <u>Timer1 16-Bit Read/Write Mode</u>

Timer1 can be configured for 16-bit reads and writes (see Figure 10-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 high byte buffer. This provides the user with the ability to accurately read all 16-bits of Timer1 without having to determine whether a read of the high byte followed by a read of the low byte is valid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H buffer register. Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 high byte buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

	<b>TABLE 10-2:</b>	REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER
--	--------------------	---

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TMR1L	Holding register for the Least Significant Byte of the 16-bit TMR1 register						xxxx xxxx	uuuu uuuu		
TMR1H	Holding register for the Most Significant Byte of the 16-bit TMR1 register xxxx xxxx uuuu uuuu						uuuu uuuu			
T1CON	_	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

# NOTES:

# 11.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- 8-bit period register (PR2)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match of PR2
- SSP module optional use of TMR2 output to generate clock shift

Timer2 has a control register shown in Register 11-1. Timer2 can be shut off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption. Figure 11-1 is a simplified block diagram of the Timer2 module. Figure 11-1 shows the Timer2 control register. The prescaler and postscaler selection of Timer2 are controlled by this register.

#### 11.1 Timer2 Operation

Timer2 can be used as the PWM time-base for the PWM mode of the CCP module. The TMR2 register is readable and writable, and is cleared on any device reset. The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>). The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

The prescaler and postscaler counters are cleared when any of the following occurs:

- a write to the TMR2 register
- a write to the T2CON register
- any device reset (Power-on Reset, MCLR reset, Watchdog Timer reset, or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

#### Register 11-1: T2CON: Timer2 Control Register

	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	0-0	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
		1001533	1001F32	1001F31	1001F30	TIVIRZON	12CKF31	J
	bit 7							bit 0
bit 7	Unim	plemented:	Read as '0'					
bit 6:3		FPS3:TOUTP		Output Postso	ale Select bit	s		
		= 1:1 Postsc				•		
		= 1:2 Postsc						
	•							
	•							
	•							
		= 1:16 Posts						
bit 2	TMR	20N: Timer2	On bit					
		imer2 is on						
	-	imer2 is off						
bit 1:0	T2CK	(PS1:T2CKP	<b>S0</b> : Timer2 C	lock Prescale	e Select bits			
		Prescaler is 1						
		Prescaler is 4 Prescaler is	-					
	1X =	Prescaler is	10					
	Lege							
		Readable bit		= Writable bi		-	d bit, read as	
	- n =	Value at POR	R reset '1'	= Bit is set	'0' = B	it is cleared	x = Bit is	unknown


#### 11.2 <u>Timer2 Interrupt</u>

The Timer2 module has an 8-bit period register PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon reset.



### 11.3 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module, which optionally uses it to generate the shift clock.



#### TABLE 11-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE (1)	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TMR2	Timer2 module's register								0000 0000	0000 0000
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
PR2	Timer2 Period Register								1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.



NOTES:

# 12.0 TIMER3 MODULE

The Timer3 module timer/counter has the following features:

- 16-bit timer/counter (Two 8-bit registers; TMR3H and TMR3L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt on overflow from FFFFh to 0000h
- Reset from CCP module trigger

Figure 12-1 is a simplified block diagram of the Timer3 module.

Register 12-1 shows the Timer3 control register. This register controls the operating mode of the Timer3 module and sets the CCP clock source.

Register 10-1 shows the Timer1 control register. This register controls the operating mode of the Timer1 module, as well as contains the Timer1 oscillator enable bit (T1OSCEN), which can be a clock source for Timer3.

# Register 12-1: T3CON: Timer3 Control Register

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	
-	bit 7							bit 0	

bit 7	<b>RD16:</b> 16-bit Read/Write Mode Enable 1 = Enables register Read/Write of Timer3 in one 16-bit operation 0 = Enables register Read/Write of Timer3 in two 8-bit operations
bit 6,3	<ul> <li>T3CCP2:T3CCP1: Timer3 and Timer1 to CCPx Enable bits</li> <li>1x = Timer3 is the clock source for compare/capture CCP modules</li> <li>01 = Timer3 is the clock source for compare/capture of CCP2, Timer1 is the clock source for compare/capture of CCP1</li> <li>00 = Timer1 is the clock source for compare/capture CCP modules</li> </ul>
bit 5:4	<b>T3CKPS1:T3CKPS0</b> : Timer3 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value
bit 2	<b>T3SYNC:</b> Timer3 External Clock Input Synchronization Control bit (Not usable if the system clock comes from Timer1/Timer3)
	<u>When TMR3CS = 1:</u> 1 = Do not synchronize external clock input 0 = Synchronize external clock input
	<u>When TMR3CS = 0:</u> This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0.
bit 1	<ul> <li>TMR3CS: Timer3 Clock Source Select bit</li> <li>1 = External clock input from Timer1 oscillator or T1CKI (on the rising edge after the first falling edge)</li> <li>0 = Internal clock (Fosc/4)</li> </ul>
bit 0	TMR3ON: Timer3 On bit
	1 = Enables Timer3 0 = Stops Timer3
	Legend:
	R = Readable bit $W = Writable bit$ $U = Unimplemented bit, read as '0'$

'1' = Bit is set

- n = Value at POR reset

'0' = Bit is cleared

x = Bit is unknown

#### 12.1 Timer3 Operation

Timer3 can operate in one of these modes:


- As a timer
- As a synchronous counter
- As an asynchronous counter

The operating mode is determined by the clock select bit, TMR3CS (T3CON<1>).


When TMR3CS = 0, Timer3 increments every instruction cycle. When TMR3CS = 1, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored.

Timer3 also has an internal "reset input". This reset can be generated by the CCP module (Section 12.0).







#### FIGURE 12-1: TIMER3 BLOCK DIAGRAM

#### 12.2 <u>Timer1 Oscillator</u>

The Timer1 oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. The oscillator is a low power oscillator rated up to 200 KHz. See Section 10.0 for further details.

#### 12.3 <u>Timer3 Interrupt</u>

The TMR3 Register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR3 Interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit TMR3IF (PIR2<1>). This interrupt can be enabled/disabled by setting/clearing TMR3 interrupt enable bit TMR3IE (PIE2<1>).

#### 12.4 <u>Resetting Timer3 Using a CCP Trigger</u> <u>Output</u>

If the CCP module is configured in compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer3.

Note:	The special event triggers from the CC	Ρ									
	module will not set interrupt flag b	oit									
	TMR3IF (PIR1<0>).										

Timer3 must be configured for either timer or synchronized counter mode to take advantage of this feature. If Timer3 is running in asynchronous counter mode, this reset operation may not work. In the event that a write to Timer3 coincides with a special event trigger from CCP1, the write will take precedence. In this mode of operation, the CCPR1H:CCPR1L registers pair effectively becomes the period register for Timer3.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	x000 0000x	0000 000u
PIR2	_	_	_	_	BCLIF	LVDIF	TMR3IF	CCP2IF	0000 0000	0000 0000
PIE2	_	_	—	_	BCLIE	LVDIE	TMR3IE	CCP2IE	0000 0000	0000 0000
IPR2	_	_	—	_	BCLIP	LVDIP	TMR3IP	CCP2IP	0000 0000	0000 0000
TMR3L	Holding register for the Least Significant Byte of the 16-bit TMR3 register									uuuu uuuu
TMR3H	Holding register for the Most Significant Byte of the 16-bit TMR3 register								xxxx xxxx	uuuu uuuu
T1CON	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
T3CON	_	T3CKPS2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	-000 0000	-uuu uuuu

#### TABLE 12-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer1 module.



NOTES:

# 13.0 CAPTURE/COMPARE/PWM (CCP) MODULES

Each CCP (Capture/Compare/PWM) module contains a 16-bit register which can operate as a 16-bit capture register, as a 16-bit compare register or as a PWM master/slave Duty Cycle register. Table 13-1 shows the timer resources of the CCP module modes. The operation of CCP1 is identical to that of CCP2, with the exception of the special event trigger. Therefore, operation of a CCP module in the following sections is described with respect to CCP1.

Table 13-2 shows the interaction of the CCP modules.

#### Register 13-1: CCP1CON Register/CCP2CON Register

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7							bit 0

#### bit 7:6 Unimplemented: Read as '0'

bit 5:4 DCxB1:DCxB0: PWM Duty Cycle bit1 and bit0 Capture Mode: Unused

Compare Mode:

Unused

PWM Mode:

These bits are the two LSbs (bit1 and bit0) of the 10-bit PWM duty cycle. The upper eight bits (DCx9:DCx2) of the duty cycle are found in CCPRxL.

#### bit 3:0 CCPxM3:CCPxM0: CCPx Mode Select bits

0000 = Capture/Compare/PWM off (resets CCPx module)

- 0001 = Reserved
- 0010 = Compare mode, toggle output on match (CCPxIF bit is set)
- 0011 = Reserved
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode,
  - Initialize CCP pin Low, on compare match force CCP pin High (CCPIF bit is set)
- 1001 = Compare mode, Initialize CCP pin High, on compare match force CCP pin Low (CCPIF bit is set)
- 1010 = Compare mode, Generate software interrupt on compare match (CCPIF bit is set, CCP pin is unaffected)
- 1011 = Compare mode, Trigger special event (CCPIF bit is set)
- 11xx = PWM mode

Leg	end:					
_	_					

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

#### 13.1 <u>CCP1 Module</u>

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

#### TABLE 13-1: CCP MODE - TIMER RESOURCE

CCP Mode	Timer Resource			
Capture	Timer1 or Timer3			
Compare	Timer1 or Timer3			
PWM	Timer2			

#### TABLE 13-2: INTERACTION OF TWO CCP MODULES

CCPx Mode	CCPy Mode	Interaction
Capture	Capture	TMR1 or TMR3 time-base. Time base can be different for each CCP.
Capture	Compare	The compare could be configured for the special event trigger, which clears either TMR1 or TMR3 depending upon which time base is used.
Compare	Compare	The compare(s) could be configured for the special event trigger, which clears TMR1 or TMR3 depending upon which time base is used.
PWM	PWM	The PWMs will have the same frequency and update rate (TMR2 interrupt).
PWM	Capture	None
PWM	Compare	None

#### 13.2 CCP2 Module

Capture/Compare/PWM Register2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. All are readable and writable.

### 13.3 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16bit value of the TMR1 or TMR3 registers when an event occurs on pin RC2/CCP1. An event is defined as:

- · every falling edge
- every rising edge
- every 4th rising edge
- every 16th rising edge

An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

#### 13.3.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note:	If the RC2/CCP1 is configured as an out-
	put, a write to the port can cause a capture
	condition.

#### 13.3.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (either Timer1 and/or Timer3) must be running in timer mode or synchronized counter mode. In asynchronous counter mode, the capture operation may not work. The timer to be used with each CCP module is selected in the T3CON register.

#### 13.3.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF following any such change in operating mode.


#### 13.3.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off or the CCP module is not in capture mode, the prescaler counter is cleared. This means that any reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore the first capture may be from a non-zero prescaler. Example 13-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

#### EXAMPLE 13-1: CHANGING BETWEEN CAPTURE PRESCALERS

			Turn CCP module off Load WREG with the
		;	new prescaler mode
MOVWF	CCP1CON		value and CCP ON Load CCP1CON with
		;	this value



#### FIGURE 13-1: CAPTURE MODE OPERATION BLOCK DIAGRAM

#### 13.4 <u>Compare Mode</u>

In Compare mode, the 16-bit CCPR1 (CCPR2) register value is constantly compared against either the TMR1 register pair value or the TMR3 register pair value. When a match occurs, the RC2/CCP1 (RC1/CCP2) pin is:

- driven High
- driven Low
- toggle output (High to Low or Low to High)
- · remains Unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP2M3:CCP2M0). At the same time, interrupt flag bit CCP1IF (CCP2IF) is set.

#### 13.4.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRISC bit.

Note:	Clearing the CCP1CON register will force
	the RC2/CCP1 compare output latch to the
	default low level. This is not the data latch.

#### 13.4.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

#### 13.4.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

#### 13.4.4 SPECIAL EVENT TRIGGER


In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special trigger output of CCPx resets either the TMR1 or TMR3 register pair. Additionally, the CCP2 Special Event Trigger will start an A/D conversion if the A/D module is enabled.

Note: The special event trigger from the CCP2 module will not set the Timer1 or Timer3 interrupt flag bits.

#### FIGURE 13-2: COMPARE MODE OPERATION BLOCK DIAGRAM



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	x000 0000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TRISC	PORTC Da	ata Direction F		1111 1111	1111 1111					
TMR1L	Holding reg	gister for the L		xxxx xxxx	uuuu uuuu					
TMR1H	Holding reg	gister for the N	/lost Significa	nt Byte of the	16-bit TMR1re	egister			xxxx xxxx	uuuu uuuu
T1CON	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
CCPR1L	Capture/Co	ompare/PWM	register1 (LS	B)					xxxx xxxx	uuuu uuuu
CCPR1H	Capture/Co	ompare/PWM	register1 (MS	SB)					xxxx xxxx	uuuu uuuu
CCP1CON	—	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
CCPR2L	Capture/Co	ompare/PWM	register2 (LS	B)					xxxx xxxx	uuuu uuuu
CCPR2H	Capture/Co	ompare/PWM	register2 (MS	SB)					xxxx xxxx	uuuu uuuu
CCP2CON	—	—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
PIR2	—	—	—	_	BCLIF	LVDIF	TMR3IF	CCP2IF	0000 0000	0000 0000
PIE2	—	—	—	_	BCLIE	LVDIE	TMR3IE	CCP2IE	0000 0000	0000 0000
IPR2		_	_	_	BCLIP	LVDIP	TMR3IP	CCP2IP	0000 0000	0000 0000
TMR3L	Holding reg	gister for the L	east Significa	ant Byte of the	16-bit TMR3	register			xxxx xxxx	uuuu uuuu
TMR3H	Holding reg	gister for the N	/lost Significa	nt Byte of the	16-bit TMR3 r	egister			xxxx xxxx	uuuu uuuu
T3CON	—	T3CKPS2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	-000 0000	-uuu uuuu

#### TABLE 13-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'.

Shaded cells are not used by Capture and Timer1.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2x2 devices. Always maintain these bits clear.

### 13.5 <u>PWM Mode</u>


In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note: Clearing the CCP1CON register will force the CCP1 PWM output latch to the default low level. This is not the PORTC I/O data latch.

Figure 13-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step by step procedure on how to set up the CCP module for PWM operation, see Section 13.5.3.

FIGURE 13-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 13-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

#### FIGURE 13-4: PWM OUTPUT



#### 13.5.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

 $PWM period = (PR2) + 1] \bullet 4 \bullet TOSC \bullet$ (TMR2 prescale value)

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note:	The Timer2 postscaler (see Section 10.0)				
	is not used in the determination of the				
	PWM frequency. The postscaler could be				
	used to have a servo update rate at a dif-				
	ferent frequency than the PWM output.				

#### 13.5.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

```
PWM duty cycle = (CCPR1L:CCP1CON<5:4>) •
Tosc • (TMR2 prescale value)
```

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log(2)}$$
bits

**Note:** If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

#### 13.5.3 SET-UP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

#### TABLE 13-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.76 kHz	19.53 kHz	39.06 kHz	78.12 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	5.5

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TRISC	PORTC Da	ta Direction R		1111 1111	1111 1111					
TMR2	Timer2 mo	dule's register							0000 0000	0000 0000
PR2	Timer2 mo	dule's period r	egister						1111 1111	1111 1111
T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
CCPR1L	Capture/Co	mpare/PWM	register1 (LSE	6)					xxxx xxxx	uuuu uuuu
CCPR1H	Capture/Co	mpare/PWM	register1 (MSI	3)					XXXX XXXX	uuuu uuuu
CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
CCPR2L	Capture/Co	mpare/PWM	register2 (LSE	3)					xxxx xxxx	uuuu uuuu
CCPR2H	Capture/Co	mpare/PWM	register2 (MSI	3)					XXXX XXXX	uuuu uuuu
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000

#### TABLE 13-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Legend: x = unknown, u = unchanged, — = unimplemented read as '0'. Shaded cells are not used by PWM and Timer2.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

# 14.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

# 14.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C)
  - Full Master Mode
  - Slave mode (with general address call)

The  $I^2C$  interface supports the following modes in hardware:

- Master mode
- Multi-master mode
- Slave mode

#### 14.2 Control Registers

The MSSP module has three associated registers. These include a status register and two control registers.

#### Register 14-1: SSPSTAT: MSSP Status Register

	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0				
	SMP	CKE	D/A	Р	S	R/W	UA	BF				
	bit 7							bit 0				
7	SMP: Sample bit SPI Master Mode											
	1 = Input data sampled at end of data output time											
	0 = Input data sampled at middle of data output time <u>SPI Slave Mode</u>											
		e cleared when s		lave mode								
	In I <sup>2</sup> C master or slave mode: 1= Slew rate control disabled for standard speed mode (100 kHz and 1 MHz)											
		0= Slew rate control enabled for high speed mode (400 kHz)										
6	CKE: SPI C	CKE: SPI Clock Edge Select										
	<u>CKP = 0</u> 1 = Data transmitted on rising edge of SCK											
	0 = Data transmitted on falling edge of SCK CKP = 1											
	1 = Data tra	nsmitted on fallin nsmitted on rising										
5		ddress bit (I <sup>2</sup> C m										
	<ul> <li>1 = Indicates that the last byte received or transmitted was data</li> <li>0 = Indicates that the last byte received or transmitted was address</li> </ul>											
: 4	<b>P:</b> Stop bit (I <sup>2</sup> C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared)											
		s that a stop bit h was not detected		ed last (this b	it is '0' on RES	SET)						
: 3		S: Start bit (I <sup>2</sup> C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared)										
	0 = Start bit	s that a start bit h was not detected	d last		it is '0' on RES	SET)						
: 2		RW: Read/Write bit information (I <sup>2</sup> C mode only)										
	This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next start bit, stop bit, or not ACK bit.											
	<u>In I<sup>2</sup>C slave mode:</u> 1 = Read											
	D = Write											
	In I <sup>2</sup> C master mode:											
	1 = Transmit is in progress											
	0 = Transmit is not in progress. OR-ing this bit with SEN, RSEN, PEN, RCEN, or ACKEN will indicate if the MSSP is in IDLE mode.											
1	•	UA: Update Address (10-bit I <sup>2</sup> C mode only)										
	1 = Indicates	s that the user ne does not need to	eeds to update	the address ir	the SSPADD	register						
0	BF: Buffer F	ull Status bit										
		Receive (SPI and I <sup>2</sup> C modes)										
	0 = Receive	complete, SSPB not complete, S		у								
		<u>C mode only)</u>	o (dooo <del>not</del> ka-l		and atom hit-							
		nsmit in progres nsmit complete (	•		• •							
	Legend:											
	R = Readab	le bit	W = Writa	able bit	U = Unimpl	emented bit, r	ead as '0'					
	- n = Value a	at POR reset	'1' = Bit is	set	'0' = Bit is c	leared	x = Bit is u	nknown				

#### Register 14-2: SSPCON1: MSSP Control Register1

	WCOL bit 7	SSPOV	SSPEN	CKP		SSPM3	SSPM2	SSPM1	SSPM0				
									bit 0				
	WCOL: Writ	te Collision Detec	t bit										
	Master Mode:												
	1 = A write to the SSPBUF register was attempted while the I <sup>2</sup> C conditions were not valid for a transmission to be started												
	to be sta 0 = No collis												
	Slave Mode												
	1 = The SSF	PBUF register is v	vritten while	it is still transr	nitting	the previo	us word mus	st be cleared	in software)				
	0 = No collis												
		ceive Overflow In	dicator bit										
	In SPI mode: 1 = A new byte is received while the SSPBLIF register is still holding the previous data. In case of overflow												
	1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in slave mode. In slave mode the user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In master mode the overflow bit is not												
	set since each new reception (and transmission) is initiated by writing to the SSPBUF register. (Must be cleared in software)												
	0 = No overflow												
	In I <sup>2</sup> C mode:												
	1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in transmit mode. (Must be cleared in software)												
	0 = No overflow												
	SSPEN: Synchronous Serial Port Enable bit In both modes, when enabled, these pins must be properly configured as input or output.												
	In SPI mode: 1 = Enables serial port and configures SCK, SDO, SDI, and $\overline{SS}$ as the source of the serial port pins 0 = Disables serial port and configures these pins as I/O port pins												
	In $l^2$ C mode: 1 = Enables the serial port and configures the SDA and SCL pins as the source of the serial port pins												
	<ul> <li>Disables serial port and configures these pins as I/O port pins</li> <li>CKP: Clock Polarity Select bit</li> </ul>												
	In SPI mode:												
	1 = Idle state for clock is a high level												
	0 =  Idle state for clock is a low level In $\frac{12}{3}$ slave mode:												
	In I <sup>2</sup> C slave mode: SCK release control												
	<ul><li>1 = Enable clock</li><li>0 = Holds clock low (clock stretch) (Used to ensure data setup time)</li></ul>												
	In I <sup>2</sup> C master mode Unused in this mode												
0			o Coriel De-	t Mada Calast	hite								
0	SSPM3:SSPM0: Synchronous Serial Port Mode Select bits												
	0000 = SPI master mode, clock = Fosc/4 0001 = SPI master mode, clock = Fosc/16												
	0010 = SPI master mode, clock = FOSC/64												
	0011 = SPI master mode, clock = TMR2 output/2 0100 = SPI slave mode, clock = SCK pin $\overline{SS}$ pin control enabled												
	0100 = SPI slave mode, clock = SCK pin. $\overline{SS}$ pin control enabled. 0101 = SPI slave mode, clock = SCK pin. $\overline{SS}$ pin control disabled. $\overline{SS}$ can be used as I/O pin												
	0110 = I <sup>2</sup> C slave mode, 7-bit address												
	0111 = I <sup>2</sup> C slave mode, 10-bit address 1000 = I <sup>2</sup> C master mode, clock = Fosc / (4 * (SSPADD+1) )												
	1001 = Reserved												
	1010 = Reserved 1011 = I <sup>2</sup> C firmware controlled Master mode (Slave idle)												
	1011 = I <sup>2</sup> C firmware controlled Master mode (Slave idle) 1100 = Reserved												
	1101 = Res $1110 = 1^2 \text{C}$	erved slave mode, 7-bit	addross with	h start and sta	n hit i-	otorrupto o	nabled						
	$1110 = I^2C$	slave mode, 7-bit slave mode, 10-bi	it address with	ith start and sto	top bit	interrupts	enabled						
-	Legend:												
	R = Readab			ritable bit			emented bit,						

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN			
	bit 7 bi										
7	<b>GCEN:</b> General Call Enable bit (In I <sup>2</sup> C slave mode only) 1 = Enable interrupt when a general call address (0000h) is received in the SSPSR 0 = General call address disabled										
6	ACKSTAT: Acknowledge Status bit (In I <sup>2</sup> C master mode only) <u>In master transmit mode:</u> 1 = Acknowledge was not received from slave 0 = Acknowledge was received from slave										
5	ACKDT: Acknowledge Data bit (In I <sup>2</sup> C master mode only) <u>In master receive mode:</u> Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive. 1 = Not Acknowledge 0 = Acknowledge										
4	<ul> <li>ACKEN: Acknowledge Sequence Enable bit (In I<sup>2</sup>C master mode only)</li> <li><u>In master receive mode:</u></li> <li>1 = Initiate Acknowledge sequence on SDA and SCL pins, and transmit ACKDT data bit. Automatically cleared by hardware.</li> <li>0 = Acknowledge sequence idle</li> </ul>										
3		eceive Enable es Receive mo ve idle		naster mode	only)						
2	SCK relea	o Condition Er ase control e Stop conditio condition idle	·		• /	ally cleared	by hardwa	re.			
1	1 = Initiate	epeated Start Repeated Sta ated Start cond	art condition					hardware.			
0	<ul> <li>SEN: Start Condition Enabled bit (In I<sup>2</sup>C master mode only)</li> <li>1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware.</li> <li>0 = Start condition idle</li> </ul>										
		For bits ACKE this bit may no to the SSPBU	ot be set (no	spooling) ar							

R = Readable bit	W = Writable bit	U = Unimplemented	,
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## Register 14-3: SSPCON2: MSSP Control Register2

### 14.2.1 SPI Mode

The SPI mode allows 8-bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL/LVOIN

Additionally a fourth pin may be used when in a slave mode of operation:

Slave Select (SS) - RA5/SS/AN4


#### 14.2.1.1 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:

- Master Mode (SCK is the clock output)
- Slave Mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data input sample phase (middle or end of data output time)
- Clock edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select Mode (Slave mode only)

Figure 14-1 shows the block diagram of the MSSP module, when in SPI mode.

#### FIGURE 14-1: MSSP BLOCK DIAGRAM (SPI MODE)



The MSSP consists of a transmit/receive Shift Register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR, until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then the buffer full detect bit, BF (SSPSTAT<0>), and the interrupt flag bit, SSPIF, are set. This double buffering of the received data (SSP-BUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored, and the write collision detect bit, WCOL (SSPCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a

transmitter. Generally the MSSP Interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 14-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

#### EXAMPLE 14-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BTFSS	SSPSTAT, BF	;Has data been received (transmit complete)?
	GOTO	LOOP	i No
	MOVF	SSPBUF, W	;WREG reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF	TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSPBUF	;New data to xmit

The SSPSR is not directly readable or writable, and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP status register (SSPSTAT) indicates the various status conditions.

#### 14.2.1.2 ENABLING SPI I/O

To enable the serial port, SSP Enable bit, SSPEN (SSPCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSP-CON registers, and then set the SSPEN bit. This configures the SDI, SDO, SCK, and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed. That is:

- SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- SCK (Slave mode) must have TRISC<3> bit set
- SS must have TRISC<4> bit set


Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

#### 14.2.1.3 TYPICAL CONNECTION

Figure 14-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data

#### FIGURE 14-2: SPI MASTER/SLAVE CONNECTION



#### 14.2.1.4 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 14-2) is to broad-cast data by the software protocol.


In master mode the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "line activity monitor" mode.

The clock polarity is selected by appropriately programming the CKP bit (SSPCON1<4>). This then would give waveforms for SPI communication as shown in Figure 14-3, Figure 14-5, and Figure 14-6 where the MSB is transmitted first. In master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 14-3 Shows the waveforms for master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.





#### 14.2.1.5 SLAVE MODE

In slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

While in slave mode the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in sleep mode, the slave can transmit/receive data. When a byte is receive the device will wake-up from sleep.

#### 14.2.1.6 SLAVE SELECT SYNCHRONIZATION

The  $\overline{SS}$  pin allows a synchronous slave mode. The SPI must be in slave mode with  $\overline{SS}$  pin control enabled (SSPCON1<3:0> = 04h). The pin must not be driven low for the  $\overline{SS}$  pin to function as an input. The Data Latch must be high. When the  $\overline{SS}$  pin is low, transmission and reception are enabled and the SDO pin is driven. When the  $\overline{SS}$  pin goes high,


the SDO pin is no longer driven, even if in the middle of a transmitted byte, and becomes a floating output. External pull-up/ pull-down resistors may be desirable, depending on the application.


- Note 1: When the SPI is in Slave Mode with  $\overline{SS}$  pin control enabled, (SSPCON<3:0> = 0100) the SPI module will reset if the  $\overline{SS}$  pin is set to VDD.
- **Note 2:** If the SPI is used in Slave Mode with CKE set, then the  $\overline{SS}$  pin control must be enabled.


When the SPI module resets, the bit counter is forced to 0. This can be done by either by forcing the  $\overline{SS}$  pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.

FIGURE 14-4: SLAVE SYNCHRONIZATION WAVEFORM







### FIGURE 14-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)

#### 14.2.1.7 SLEEP OPERATION

In master mode all module clocks are halted, and the transmission/reception will remain in that state until the device wakes from sleep. After the device returns to normal mode, the module will continue to transmit/ receive data.

In slave mode, the SPI transmit/receive shift register operates asynchronously to the device. This allows the device to be placed in sleep mode, and data to be shifted into the SPI transmit/receive shift register. When all 8-bits have been received, the MSSP interrupt flag bit will be set and if enabled will wake the device from sleep.

#### 14.2.1.8 EFFECTS OF A RESET

A reset disables the MSSP module and terminates the current transfer.

#### 14.2.1.9 BUS MODE COMPATIBILITY

Table 14-1 shows the compatibility between the standard SPI modes and the states the the CKP and CKE control bits.

TABLE 14-1: SPI BUS MODES

Standard SPI Mode	Control Bits State					
Terminology	СКР	CKE				
0, 0	0	1				
0, 1	0	0				
1, 0	1	1				
1, 1	1	0				

There is also a SMP bit which controls when the data is sampled.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR		Value on all other resets	
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 00	0x	0000	000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 00	00	0000	0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 00	00	0000	0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 00	00	0000	0000
TRISC	PORTC Data Direction Register									11	1111	1111
SSPBUF	Synchrono	Synchronous Serial Port Receive Buffer/Transmit Register									uuuu	uuuu
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 00	00	0000	0000
TRISA	—	PORTA I	Data Direct	tion Regis	ter	•	•		11 11	11	11	1111
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 00	00	0000	0000

#### TABLE 14-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the MSSP in SPI mode.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.


# 14.3 MSSP I<sup>2</sup>C Operation

The MSSP module in  $I^2C$  mode fully implements all master and slave functions (including general call support) and provides interrupts on start and stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer. These are the RC3/ SCK/SCL pin, which is the clock (SCL), and the RC4/ SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

The MSSP module functions are enabled by setting MSSP Enable bit SSPEN (SSPCON<5>).

#### FIGURE 14-7: MSSP BLOCK DIAGRAM (I<sup>2</sup>C MODE)



The MSSP module has six registers for  $I^2C$  operation. These are the:

- MSSP Control Register1 (SSPCON1)
- MSSP Control Register2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)

The SSPCON1 register allows control of the  $I^2C$  operation. Four mode selection bits (SSPCON<3:0>) allow one of the following  $I^2C$  modes to be selected:

- I<sup>2</sup>C Master mode, clock = OSC/4 (SSPADD +1)
- I<sup>2</sup>C Slave mode (7-bit address)
- I<sup>2</sup>C Slave mode (10-bit address)
- I<sup>2</sup>C Slave mode (7-bit address), with start and stop bit interrupts enabled
- I<sup>2</sup>C Slave mode (10-bit address), with start and stop bit interrupts enabled
- I<sup>2</sup>C Firmware controlled master operation, slave is idle

Selection of any I<sup>2</sup>C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits.

#### 14.3.1 SLAVE MODE

In slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge ( $\overline{ACK}$ ) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the MSSP module not to give this ACK pulse. These are if either (or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the  $I^2C$  specification, as well as the requirement of the MSSP module, is shown in timing parameter #100 and parameter #101.

#### 14.3.1.1 ADDRESSING

Once the MSSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

a) The SSPSR register value is loaded into the

SSPBUF register.

- b) The buffer full bit BF is set.
- c) An ACK pulse is generated.
- MSSP interrupt flag bit SSPIF (PIR1<3>) is set (interrupt is generated if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit  $R/\overline{W}$  (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for 10-bit address is as follows with steps 7- 9 for slave-transmitter:

- 1. Receive first (high) byte of Address (bits SSPIF, BF and bit UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
- 5. Update the SSPADD register with the first (high) byte of Address. If match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive repeated START condition.
- 8. Receive first (high) byte of Address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

#### 14.3.1.2 RECEPTION

When the  $R/\overline{W}$  bit of the address byte is clear and an address match occurs, the  $R/\overline{W}$  bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then no acknowledge ( $\overline{ACK}$ ) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set or bit SSPOV (SSPCON<6>) is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.


#### 14.3.1.3 TRANSMISSION

When the  $R/\overline{W}$  bit of the incoming address byte is set and an address match occurs, the  $R/\overline{W}$  bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The  $\overline{ACK}$  pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low. The transmit data must be loaded into the SSP-BUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP (SSPCON<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 14-9).


An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.


As a slave-transmitter, the  $\overline{ACK}$  pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not  $\overline{ACK}$ ), then the data transfer is complete. When the  $\overline{ACK}$  is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the START bit. If the SDA line was low ( $\overline{ACK}$ ), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Pin RC3/SCK/SCL should be enabled by setting bit CKP.

#### FIGURE 14-8: I<sup>2</sup>C SLAVE MODE WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)




#### FIGURE 14-9: I<sup>2</sup>C SLAVE MODE WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)





PIC18CXX2 www.Da



# FIGURE 14-11: I<sup>2</sup>C SLAVE MODE WAVEFORM (RECEPTION 10-BIT ADDRESS)

#### 14.3.2 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I<sup>2</sup>C bus is such that the first byte after the START condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.


The general call address is one of eight addresses reserved for specific purposes by the I<sup>2</sup>C protocol. It consists of all 0's with  $R/\overline{W} = 0$ .


The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> set). Following a start-bit detect, 8-bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eight bit), and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match, and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-bit address mode, then the second half of the address is not necessary, the UA bit will not be set, and the slave will begin receiving data after the acknowledge (Figure 14-12).





#### 14.3.3 MASTER MODE

Master mode of operation is supported by interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a reset or when the MSSP module is disabled. Control of the  $l^2C$  bus may be taken when the P bit is set or the bus is idle with both the S and P bits clear.

In master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):


- START condition
- STOP condition
- Data transfer byte transmitted/received
- Acknowledge Transmit
- Repeated Start

#### 14.3.4 I<sup>2</sup>C MASTER MODE SUPPORT

Master Mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. Once master mode is enabled, the user has six options.

- 1. Assert a start condition on SDA and SCL.
- 2. Assert a Repeated Start condition on SDA and SCL.
- 3. Write to the SSPBUF register initiating transmission of data/address.
- 4. Generate a stop Condition on SDA and SCL.
- 5. Configure the  $I^2C$  port to receive data.
- 6. Generate an acknowledge condition at the end of a received byte of data.
  - Note: The MSSP Module, when configured in I<sup>2</sup>C Master Mode, does not allow queueing of events. For instance, the user is not allowed to initiate a start condition and immediately write the SSPBUF register to imitate transmission before the START condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

# FIGURE 14-13: MSSP BLOCK DIAGRAM (I<sup>2</sup>C MASTER MODE)



#### 14.3.4.1 I<sup>2</sup>C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since the repeated START condition is also the beginning of the next serial transfer, the  $I^2C$  bus will not be released.

In Master transmitter mode serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write ( $R/\overline{W}$ ) bit. In this case, the  $R/\overline{W}$  bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

In Master receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the  $R/\overline{W}$  bit. In this case, the  $R/\overline{W}$  bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions indicate the beginning and end of transmission.

The baud rate generator used for the SPI mode operation is now used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz I<sup>2</sup>C operation. The baud rate generator reload value is contained in the lower 7 bits of the SSPADD register. The baud rate generator will automatically begin counting on a write to the SSPBUF. Once the given operation is complete, (i.e. transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCL pin will remain in its last state. A typical transmit sequence would go as follows:


- a) The user generates a Start Condition by setting the START enable bit SEN (SSPCON2<0>).
- SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- c) The user loads the SSPBUF with the address to transmit.
- d) Address is shifted out the SDA pin until all 8 bits are transmitted.
- e) The MSSP Module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- f) The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- g) The user loads the SSPBUF with eight bits of data.
- h) DATA is shifted out the SDA pin until all 8 bits are transmitted.
- i) The MSSP Module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- k) The user generates a STOP condition by setting the STOP enable bit PEN (SSPCON2<2>).
- I) Interrupt is generated once the stop condition is complete.

#### 14.3.5 BAUD RATE GENERATOR


In I<sup>2</sup>C master mode, the reload value for the BRG is located in the lower 7 bits of the SSPADD register (Figure 14-14). When the BRG is loaded with this value, the BRG counts down to 0 and stops until another reload has taken place. The BRG count is dec-

remented twice per instruction cycle (TCY) on the Q2 and Q4 clocks. In  $I^2C$  master mode, the BRG is reloaded automatically. If Clock Arbitration is taking place for instance, the BRG will be reloaded when the SCL pin is sampled high (Figure 14-15).

#### FIGURE 14-14: BAUD RATE GENERATOR BLOCK DIAGRAM



#### FIGURE 14-15: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION



# 14.3.6 I<sup>2</sup>C MASTER MODE START CONDITION TIMING

To initiate a START condition, the user sets the start condition enable bit SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the baud rate generator is re-loaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the baud rate generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low, while SCL is high, is the START condition, and causes the S bit (SSPSTAT<3>) to be set. Following this, the baud rate generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the baud rate generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware, the baud rate generator is suspended leaving the SDA line held low and the START condition is complete.


Note: If at the beginning of the START condition, the SDA and SCL pins are already sampled low, or if during the START condition the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag BCLIF is set, the START condition is aborted, and the I<sup>2</sup>C module is reset into its IDLE state.

#### FIGURE 14-16: FIRST START BIT TIMING

#### 14.3.6.1 WCOL STATUS FLAG

If the user writes the SSPBUF when an START sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

**Note:** Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the START condition is complete.




#### 14.3.7 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I<sup>2</sup>C logic module is in the idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the baud rate generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one baud rate generator count (T<sub>BRG</sub>). When the baud rate generator times out, if SDA is sampled high, the SCL pin will be de-asserted (brought high). When SCL is sampled high, the baud rate generator is re-loaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one T<sub>BRG</sub>. This action is then followed by assertion of the SDA pin (SDA = 0) for one  $T_{\text{BRG},}$  while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the baud rate generator will not be reloaded, leaving the SDA pin held low. As soon as a start condition is detected on the SDA and SCL pins, the S bit (SSP-STAT<3>) will be set. The SSPIF bit will not be set until the baud rate generator has timed-out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
- Note 2: A bus collision during the Repeated Start condition occurs if:
  - SDA is sampled low when SCL goes from low to high.
  - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data "1".

FIGURE 14-17: REPEAT START CONDITION WAVEFORM



Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

#### 14.3.7.1 WCOL STATUS FLAG

If the user writes the SSPBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete.

#### 14.3.8 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the buffer full flag bit, BF, and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification parameter 106). SCL is held low for one baud rate generator roll over count (TBRG). Data should be valid before SCL is released high (see Data setup time specification parameter 107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. allowing the slave device being addressed to respond with an ACK bit during the ninth bit time, if an address match occurs or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an acknowledge, the acknowledge status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (baud rate generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 14-18).

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will de-assert the SDA pin allowing the slave to respond with an acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the baud rate generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

#### 14.3.8.1 BF STATUS FLAG

In transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

#### 14.3.8.2 WCOL STATUS FLAG

If the user writes the SSPBUF when a transmit is already in progress, (i.e. SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

14.3.8.3 ACKSTAT STATUS FLAG

In transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an acknowledge  $(\overline{ACK} = 0)$ , and is set when the slave does not acknowledge  $(\overline{ACK} = 1)$ . A slave sends an acknowledge when it has recognized its address (including a general call) or when the slave has properly received its data.

14.3.9 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception is enabled by programming the receive enable bit, RCEN (SSPCON2<3>).

#### Note: The MSSP Module must be in an IDLE STATE before the RCEN bit is set, or the RCEN bit will be disregarded.

The baud rate generator begins counting, and on each rollover, the state of the SCL pin changes (high to low/ low to high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the baud rate generator is suspended from counting, holding SCL low. The MSSP is now in IDLE state, awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an acknowledge bit at the end of reception, by setting the acknowledge sequence enable bit ACKEN (SSPCON2<4>).

14.3.9.1 BF STATUS FLAG


In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.

#### 14.3.9.2 SSPOV STATUS FLAG


In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

#### 14.3.9.3 WCOL STATUS FLAG

If the user writes the SSPBUF when a receive is already in progress (i.e. SSPSR is still shifting in a data byte), the the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).



# FIGURE 14-18: I<sup>2</sup>C MASTER MODE WAVEFORM (TRANSMISSION, 7 OR 10-BIT ADDRESS)



#### 14.3.10 ACKNOWLEDGE SEQUENCE TIMING

An acknowledge sequence is enabled by setting the acknowledge sequence enable bit ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the acknowledge data bit is presented on the SDA pin. If the user wishes to generate an acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an acknowledge sequence. The baud rate generator then counts for one rollover period (TBRG) and the SCL pin is de-asserted (pulled high). When the SCL pin is sampled high (clock arbitration), the baud rate generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the baud rate generator is turned off and the MSSP module then goes into IDLE mode (Figure 14-20).

#### 14.3.10.1 WCOL STATUS FLAG

If the user writes the SSPBUF when an acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).


#### FIGURE 14-20: ACKNOWLEDGE SEQUENCE WAVEFORM

#### 14.3.11 STOP CONDITION TIMING


A stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop sequence enable bit, PEN (SSPCON2<2>). At the end of a receive/transmit the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the baud rate generator is reloaded and counts down to 0. When the baud rate generator times out, the SCL pin will be brought high, and one TBRG (baud rate generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 14-21).

#### 14.3.11.1 WCOL STATUS FLAG

If the user writes the SSPBUF when a STOP sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).



#### FIGURE 14-21: STOP CONDITION RECEIVE OR TRANSMIT MODE



#### 14.3.12 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit or repeated start/stop condition, deasserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the baud rate generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 14-22).


#### 14.3.13 SLEEP OPERATION

While in sleep mode, the I<sup>2</sup>C module can receive addresses or data, and when an address match or complete byte transfer occurs, wake the processor from sleep (if the MSSP interrupt is enabled).

#### 14.3.14 EFFECT OF A RESET

A reset disables the MSSP module and terminates the current transfer.

#### FIGURE 14-22: CLOCK ARBITRATION TIMING IN MASTER TRANSMIT MODE



#### 14.3.15 MULTI-MASTER MODE

In multi-master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a reset or when the MSSP module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit (SSPSTAT<4>) is set, or the bus is idle with both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In multi-master operation, the SDA line must be monitored, for arbitration, to see if the signal level is the expected output level. This check is performed in hardware, with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

#### 14.3.16 MULTI -MASTER COMMUNICATION, BUS COLLISION, AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag BCLIF and reset the  $I^2C$  port to its IDLE state. (Figure 14-23).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are de-asserted, and the SSPBUF can be written to. When the user services the bus collision interrupt service routine, and if the  $I^2C$  bus is free, the user can resume communication by asserting a START condition.


If a START, Repeated Start, STOP, or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are de-asserted, and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision interrupt service routine, and if the  $I^2C$  bus is free, the user can resume communication by asserting a START condition.

The Master will continue to monitor the SDA and SCL pins. If a STOP condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In multi-master mode, the interrupt generation on the detection of start and stop conditions allows the determination of when the bus is free. Control of the  $l^2C$  bus can be taken when the P bit is set in the SSPSTAT register, or the bus is idle and the S and P bits are cleared.

#### FIGURE 14-23: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



#### 14.3.16.1 BUS COLLISION DURING A START CONDITION

During a START condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the START condition (Figure 14-24).
- b) SCL is sampled low before SDA is asserted low (Figure 14-25).

During a START condition, both the SDA and the SCL pins are monitored.

If:

the SDA pin is already low or the SCL pin is already low,

then:

the START condition is aborted, and the BCLIF flag is set, and the MSSP module is reset to its IDLE state (Figure 14-24).


The START condition begins with the SDA and SCL pins de-asserted. When the SDA pin is sampled high, the baud rate generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low

while SDA is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data '1' during the START condition.


If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 14-26). If however a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The baud rate generator is then reloaded and counts down to 0, and during this time, if the SCL pins is sampled as '0', a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a START condition is that no two bus masters can assert a START condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision, because the two masters must be allowed to arbitrate the first address following the START condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or STOP conditions.


## FIGURE 14-24: BUS COLLISION DURING START CONDITION (SDA ONLY)



## FIGURE 14-25: BUS COLLISION DURING START CONDITION (SCL = 0)







© 7/99 Microchip Technology Inc.

#### 14.3.16.2 BUS COLLISION DURING A REPEATED START CONDITION

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.


When the user de-asserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0. The SCL pin is then de-asserted, and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e. another master, Figure 14-27, is attempting to transmit a data '0'). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high to low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.


If SCL goes from high to low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, Figure 14-28.

If at the end of the BRG time out both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.

#### FIGURE 14-27: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)



#### FIGURE 14-28: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)




# 14.3.16.3 BUS COLLISION DURING A STOP CONDITION

Bus collision occurs during a STOP condition if:


- a) After the SDA pin has been de-asserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is de-asserted, SCL is sampled low before SDA goes high.

The STOP condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the baud rate generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 14-29). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 14-30).

## FIGURE 14-29: BUS COLLISION DURING A STOP CONDITION (CASE 1)



#### FIGURE 14-30: BUS COLLISION DURING A STOP CONDITION (CASE 2)





NOTES:

## 15.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI). The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, Serial EEPROMs, etc.

The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

Bit SPEN (RCSTA<7>) and bits TRISC<7:6> have to be set in order to configure pins RC6/TX/CK and RC7/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter.

	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0				
	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D				
	bit 7							bit 0				
bit 7	<b>CSRC:</b> Clo <u>Asynchron</u> Don't care	ock Source Se ous mode	elect bit									
		<u>us mode</u> mode (Clock node (Clock f			n BRG)							
bit 6	1 = Selects	Transmit Enat 9-bit transmi 8 8-bit transmi	ission									
bit 5	<b>TXEN</b> : Tran 1 = Transm 0 = Transm		bit									
	Note:	SREN/CREN	l overrides T	XEN in SYN	C mode.							
bit 4	1 = Synchr	ART Mode Se onous mode nronous mode										
bit 3	Unimplem	ented: Read	as '0'									
bit 2	<b>BRGH</b> : Hig <u>Asynchron</u> 1 = High sp 0 = Low sp	beed	Select bit									
	<u>Synchrono</u> Unused in											
bit 1	<b>TRMT</b> : Trai 1 = TSR er 0 = TSR fu	1 2	egister Statu	s bit								
bit 0	<b>TX9D:</b> 9th bit of transmit data. Can be Address/Data bit or a parity bit.											
	Legend:											
	R = Reada	ble bit	W = Wr	itable bit	U = Unimp	lemented b	oit, read as	'0'				

'1' = Bit is set

Register 15-1: TXSTA: Transmit Status and Control Register

n = Value at POR reset

'0' = Bit is cleared

x = Bit is unknown

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
	bit 7							bit 0
oit 7	1 = Serial	rial Port Enab port enabled port disabled		RX/DT and T	TX/CK pins a	as serial po	ort pins)	
it 6	1 = Selects	Receive Enal s 9-bit recepti s 8-bit recepti	on					
it 5	<b>SREN</b> : Sin <u>Asynchron</u> Don't care	gle Receive I <u>ous mode</u>	Enable bit					
	1 = Enable 0 = Disable	<u>us mode - ma</u> s single rece es single rece t is cleared af	ive eive	is complete				
	<u>Synchrono</u> Unused in	<u>us mode - sla</u> this mode	ave					
it 4	Asynchron 1 = Enable	ntinuous Rec ous mode s continuous es continuous	receive	bit				
		<u>us mode</u> s continuous es continuous		enable bit C	REN is clea	red (CREN	l overrides	SREN)
it 3	<u>Asynchron</u> 1 = Enable when F	ddress Detec ous mode 9-l s address de SR<8> is se es address de	<u>pit (RX9 = 1)</u> tection, enab					s parity bit
it 2	FERR: Fra	ming Error bi g error (Can	t	-				
it 1		errun Error bi n error (Can errun error		y clearing bi	CREN)			
it O	<b>RX9D:</b> 9th	bit of receive	d data, can b	be Address/I	Data bit or a	parity bit.		
	Legend:							
	R = Reada	ble bit	W = Wr	itable bit	U = Unimp	lemented I	bit, read as	'0'

'1' = Bit is set

## Register 15-2: RCSTA: Receive Status and Control Register

- n = Value at POR reset

'0' = Bit is cleared

x = Bit is unknown

## 15.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate. In synchronous mode, bit BRGH is ignored. Table 15-1 shows the formula for computation of the baud rate for different USART modes, which only apply in master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 15-1. From this, the error in baud rate can be determined.

Example 15-1 shows the calculation of the baud rate error for the following conditions:

Fosc = 16 MHz Desired Baud Rate = 9600 BRGH = 0 SYNC = 0 It may be advantageous to use the high baud rate (BRGH = 1) even for slower baud clocks. This is because the FOSC/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

15.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

## EXAMPLE 15-1: CALCULATING BAUD RATE ERROR

Desired Baud rate	= Fosc / (64 (X + 1))
Solving for X:	
X X X	= ( (Fosc / Desired Baud rate) / 64 ) - 1 = ((16000000 / 9600) / 64) - 1 = [25.042] = 25
Calculated Baud Rate	= 16000000 / (64 (25 + 1)) = 9615
Error	= <u>(Calculated Baud Rate - Desired Baud Rate)</u> Desired Baud Rate = (9615 - 9600) / 9600 = 0.16%

#### TABLE 15-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = FOSC/(64(X+1))	Baud Rate= Fosc/(16(X+1))
1	(Synchronous) Baud Rate = Fosc/(4(X+1))	NA

X = value in SPBRG (0 to 255)

#### TABLE 15-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00x
SPBRG	Baud Rat	e Genera	tor Regis		0000 0000	0000 0000				

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used by the BRG.

BAUD RATE (K)	Fosc =	20 MHz %	SPBRG value (decimal)	16 N	ЛНz %	SPBRG value (decimal)	10 1	MHz %	SPBRG value (decimal)	7.1590	9 MHz %	SPBRG value (decimal)		
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-		
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-		
2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-		
9.6	NA	-	-	NA	-	-	9.766	+1.73	255	9.622	+0.23	185		
19.2	19.53	+1.73	255	19.23	+0.16	207	19.23	+0.16	129	19.24	+0.23	92		
76.8	76.92	+0.16	64	76.92	+0.16	51	75.76	-1.36	32	77.82	+1.32	22		
96	96.15	+0.16	51	95.24	-0.79	41	96.15	+0.16	25	94.20	-1.88	18		
300	294.1	-1.96	16	307.69	+2.56	12	312.5	+4.17	7	298.3	-0.57	5		
500	500	0	9	500	0	7	500	0	4	NA	-	-		
HIGH	5000	-	0	4000	-	0	2500	-	0	1789.8	-	0		
LOW	19.53	-	255	15.625	-	255	9.766	-	255	6.991	-	255		
BAUD	Fos	SC = 5.068	8 MHz	4 N	1Hz	SPBRG	3.5795	45 MHz	SPBRG	1 N	ſHz	SPBRG	32.76	8 kHz
RATE (K)		%	SPBRG		%	value (decimal)		%	value (decimal)		%	value (decimal)		%
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-	0.303	+1.14
1.2	NA	-	-	NA	-	-	NA	-	-	1.202	+0.16	207	1.170	-2.48
2.4	NA	-	-	NA	-	-	NA	-	-	2.404	+0.16	103	NA	-
9.6	9.6	0	131	9.615	+0.16	103	9.622	+0.23	92	9.615	+0.16	25	NA	-
19.2	19.2	0	65	19.231	+0.16	51	19.04	-0.83	46	19.24	+0.16	12	NA	-
76.8	79.2	+3.13	15	76.923	+0.16	12	74.57	-2.90	11	83.34	+8.51	2	NA	-
96	97.48	+1.54	12	1000	+4.17	9	99.43	+3.57	8	NA	-	-	NA	-
300	316.8	+5.60	3	NA	-	-	298.3	-0.57	2	NA	-	-	NA	-

NA

894.9

3.496

-

-

-

0

255

NA

250

0.9766

-

0

255

## TABLE 15-3: BAUD RATES FOR SYNCHRONOUS MODE

NA

100

3.906

500

HIGH

LOW

NA

1267

4.950

-

-

-

0

255

SPBRG value (decimal)

> 26 6

> > \_

\_

\_

-

0

255

NA

8.192

0.032

\_

-

0

255

TABLE 15-4:	BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD RATE (K)	Fosc =	20 MHz %	SPBRG value (decimal)	16 1	MHz %	SPBRG value (decimal)	10 N	/Hz %	value		9 MHz %	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	1.221	+1.73	255	1.202	+0.16	207	1.202	+0.16	129	1.203	+0.23	92
2.4	2.404	+0.16	129	2.404	+0.16	103	2.404	+0.16	64	2.380	-0.83	46
9.6	9.469	-1.36	32	9.615	+0.16	25	9.766	+1.73	15	9.322	-2.90	11
19.2	19.53	+1.73	15	19.23	+0.16	12	19.53	+1.73	7	18.64	-2.90	5
76.8	78.13	+1.73	3	83.33	+8.51	2	78.13	+1.73	1	NA	-	-
96	104.2	+8.51	2	NA	-	-	NA	-	-	NA	-	-
300	312.5	+4.17	0	NA	-	-	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	312.5	-	0	250	-	0	156.3	-	0	111.9	-	0
LOW	1.221	-	255	0.977	-	255	0.6104	-	255	0.437	-	255

BAUD RATE	Fos	c = 5.0688	8 MHz	4 N	IHz	SPBRG value	3.57954	45 MHz	SPBRG value	1 N	ſHz	SPBRG	32.76	8 kHz	SPBRG value
(K)		%	SPBRG		%	(decimal)		%	(decimal)		%	value (decimal)		%	(decimal)
0.3	0.31	+3.13	255	0.3005	-0.17	207	0.301	+0.23	185	0.300	+0.16	51	0.256	-14.67	1
1.2	1.2	0	65	1.202	+1.67	51	1.190	-0.83	46	1.202	+0.16	12	NA	-	-
2.4	2.4	0	32	2.404	+1.67	25	2.432	+1.32	22	2.232	-6.99	6	NA	-	-
9.6	9.9	+3.13	7	NA	-	-	9.322	-2.90	5	NA	-	-	NA	-	-
19.2	19.8	+3.13	3	NA	-	-	18.64	-2.90	2	NA	-	-	NA	-	-
76.8	79.2	+3.13	0	NA	-	-	NA	-	-	NA	-	-	NA	-	-
96	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
300	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	79.2	-	0	62.500	-	0	55.93	-	0	15.63	-	0	0.512	-	0
LOW	0.3094	-	255	3.906	-	255	0.2185	-	255	0.0610	-	255	0.0020	-	255

										,		
BAUD RATE (K)	Fosc =	20 MHz %	SPBRG value (decimal)	16 N	1Hz %	SPBRG value (decimal)	10 N	ЛНz %	SPBRG value (decimal)	7.16	MHz %	SPBRG value (decimal)
9.6	9.615	+0.16	129	9.615	+0.16	103	9.615	+0.16	64	9.520	-0.83	46
19.2	19.230	+0.16	64	19.230	+0.16	51	18.939	-1.36	32	19.454	+1.32	22
38.4	37.878	-1.36	32	38.461	+0.16	25	39.062	+1.7	15	37.286	-2.90	11
57.6	56.818	-1.36	21	58.823	+2.12	16	56.818	-1.36	10	55.930	-2.90	7
115.2	113.636	-1.36	10	111.111	-3.55	8	125	+8.51	4	111.860	-2.90	3
250	250	0	4	250	0	3	NA	-	-	NA	-	-
625	625	0	1	NA	-	-	625	0	0	NA	-	-
1250	1250	0	0	NA	-	-	NA	-	-	NA	-	-
r							1			1		

BAUD RATE (K)	Fosc =	= 5.068 %	SPBRG value (decimal)	4 N	IHz %	SPBRG value (decimal)	3.579	MHz %	SPBRG value (decimal)	1 M	IHz %	SPBRG value (decimal)	32.76	8 kHz %	SPBRG value (decimal)
9.6	9.6	0	32	NA	-	-	9.727	+1.32	22	8.928	-6.99	6	NA	-	-
19.2	18.645	-2.94	16	1.202	+0.17	207	18.643	-2.90	11	20.833	+8.51	2	NA	-	-
38.4	39.6	+3.12	7	2.403	+0.13	103	37.286	-2.90	5	31.25	-18.61	1	NA	-	-
57.6	52.8	-8.33	5	9.615	+0.16	25	55.930	-2.90	3	62.5	+8.51	0	NA	-	-
115.2	105.6	-8.33	2	19.231	+0.16	12	111.86	-2.90	1	NA	-	-	NA	-	-
250	NA	-	-	NA	-	-	223.72	-10.51	0	NA	-	-	NA	-	-
625	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1250	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-

# PIC18CXX2

## 15.2 USART Asynchronous Mode

In this mode, the USART uses standard non-return-tozero (NRZ) format (one start bit, eight or nine data bits and one stop bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The baud rate generator produces a clock, either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

#### 15.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 15-1. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the


TXREG register transfers the data to the TSR register (occurs in one TcY), the TXREG register is empty and flag bit TXIF (PIR1<4>) is set. This interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicated the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. Status bit TRMT is a read only bit, which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1:	The TSR register is not mapped in data memory, so it is not available to the user.
Note 2:	Flag bit TXIF is set when enable bit TXEN is set.

Steps to follow when setting up an asynchronous transmission:


- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH. (Section 15.1)
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.
- 5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).

## FIGURE 15-1: USART TRANSMIT BLOCK DIAGRAM




© 7/99 Microchip Technology Inc.





### FIGURE 15-3: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)



#### TABLE 15-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000ι
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -002
TXREG	USART Tra	nsmit Re	egister						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'.

Shaded cells are not used for Asynchronous Transmission.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

#### 15.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 15-4. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.


Steps to follow when setting up an Asynchronous Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH. (Section 15.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit RCIE.
- 4. If 9-bit reception is desired, set bit RX9.
- 5. Enable the reception by setting bit CREN.
- 6. Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 7. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.

## 15.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT


This mode would typically be used in RS-485 systems. Steps to follow when setting up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is required, set the BRGH bit.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF bit will be set when reception is complete. The interrupt will be acknowledged if the RCIE and GIE bits are set.
- 8. Read the RCSTA register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREG to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.



#### FIGURE 15-4: USART RECEIVE BLOCK DIAGRAM

## FIGURE 15-5: ASYNCHRONOUS RECEPTION



#### **TABLE 15-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION**

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN		FERR	OERR	RX9D	0000 -00x	0000 -00x
RCREG	USART Re	eceive Re	gister						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate	aud Rate Generator Register							0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'.

Shaded cells are not used for Asynchronous Reception.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

## 15.3 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner, (i.e. transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit SPEN (RCSTA<7>) is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

#### 15.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 15-1. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer register TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one Tcycle), the TXREG is empty and interrupt bit TXIF (PIR1<4>) is set. The interrupt can be

enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE, and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. TRMT is a read only bit, which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory, so it is not available to the user.

Steps to follow when setting up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 15.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
TXREG	USART T	ransmit F	Register						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate	e Genera	ator Regist	er					0000 0000	0000 0000


## TABLE 15-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Legend: x = unknown, -- = unimplemented, read as '0'.


Shaded cells are not used for Synchronous Master Transmission.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.





## FIGURE 15-7: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



#### 15.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>) or enable bit CREN (RCSTA<4>). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence. Steps to follow when setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. (Section 15.1)
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, set enable bit RCIE.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if the enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.


Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
USART R	eceive Re	egister						0000 0000	0000 0000
CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
Baud Rate Generator Register 0000 0000									0000 0000
	GIE/ GIEH PSPIF <sup>(1)</sup> PSPIP <sup>(1)</sup> SPEN USART RO CSRC Baud Rate	GIE/ GIEH GIEL PSPIF <sup>(1)</sup> ADIF PSPIE <sup>(1)</sup> ADIE PSPIP <sup>(1)</sup> ADIP SPEN RX9 USART Receive Re CSRC TX9 Baud Rate General	GIE/ PEIE/ TMROIE GIEH GIEL PSPIF <sup>(1)</sup> ADIF RCIF PSPIE <sup>(1)</sup> ADIF RCIF PSPIP <sup>(1)</sup> ADIP RCIP SPEN RX9 SREN USART Receive Register CSRC TX9 TXEN Baud Rate Generator Register	GIE/ GIEHPEIE/ GIELTMROIE GIEHINTOIE INTOIEPSPIF(1)ADIFRCIFTXIFPSPIE(1)ADIERCIETXIEPSPIP(1)ADIPRCIPTXIPSPENRX9SRENCRENUSART Receive RegisterCSRCTX9TXENCSRCTX9TXENSYNCBaud Rate Generator Register	GIE/ GIEHPEIE/ GIELTMROIE TMROIEINTOIE INTOIERBIE RBIEPSPIF(1) PSPIE(1)ADIF ADIERCIFTXIF TXIESSPIFPSPIP(1) SPENADIP RCIPRCIPTXIP TXIPSSPIPSPENRX9SRENCREN—USART Receive Register CSRCTX9TXENSYNC—Baud Rate Generator Register	GIE/ GIEHPEIE/ GIELTMROIE TMROIEINTOIE INTOIERBIE RBIETMROIF TMROIFPSPIF(1) PSPIE(1)ADIFRCIFTXIFSSPIFCCP1IFPSPIE(1) PSPIP(1)ADIERCIETXIESSPIECCP1IEPSPIP(1) SPENADIPRCIPTXIPSSPIPCCP1IPSPENRX9SRENCREN—FERRUSART Receive Register CSRCTX9TXENSYNC—BRGHBaud Rate Generator Register	GIE/ GIEHPEIE/ GIEHTMROIE GIEHINTOIE RDIERBIE RBIETMROIF TMROIFINTOIFPSPIF(1) PSPIE(1)ADIFRCIFTXIFSSPIFCCP1IFTMR2IFPSPIE(1) PSPIP(1)ADIERCIETXIESSPIECCP1IETMR2IEPSPIP(1) SPENRX9SRENCREN—FERROERRUSART Receive Register 	GIE/ GIEH GIEHPEIE/ GIELTMROIE TMROIEINTOIE RBIERBIE RBIETMROIF TMROIFINTOIF RBIFRBIF RBIFPSPIF(1) PSPIE(1)ADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IFPSPIE(1) PSPIP(1)ADIERCIETXIESSPIECCP1IETMR2IFTMR1IEPSPIP(1) SPENRX9SRENCREN—FERROERRRX9DUSART Receive Register CSRCTX9TXENSYNC—BRGHTRMTTX9DBaud Rate Generator Register	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0POR, BORGIE/ GIEH GIEHPEIE/ GIELTMROIE GIEHINTOIE BLRBIE RBIETMROIF CCP1IFINTOIF TMR2IFRBIF TMR1IF0000000xPSPIF(1) PSPIE(1)ADIF ADIERCIFTXIF TXIESSPIF SSPIFCCP1IF CCP1IETMR1IF TMR2IE00000000PSPIE(1) ADIPADIPRCIPTXIP TXIPSSPIF SSPIPCCP1IP CCP1IPTMR1IP00000000SPENRX9SRENCREN—FERR BRGHOERRRX9D0000-00xUSART Receive Register0000TXENSYNC—BRGHTRMTTX9D0000-010Baud Rate Generator Register0000000000000000000000000000

### TABLE 15-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, - = unimplemented read as '0'.

Shaded cells are not used for Synchronous Master Reception.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.



## FIGURE 15-8: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

## 15.4 USART Synchronous Slave Mode

Synchronous Slave Mode differs from the Master Mode in the fact that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

#### 15.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the synchronous master and slave modes are identical, except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector.

Steps to follow when setting up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

#### 15.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the synchronous master and slave modes is identical, except in the case of the SLEEP mode and bit SREN, which is a "don't care" in slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register, and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector.

Steps to follow when setting up a Synchronous Slave Reception:

- 1. Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete. An interrupt will be generated if enable bit RCIE was set.
- 6. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.

### TABLE 15-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
TXREG	USART Tr	ansmit F	Register						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate	e Genera	tor Regist	er					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented read as '0'.

Shaded cells are not used for Synchronous Slave Transmission.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
RCREG	USART R	eceive Re	egister						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate	Generat	or Registe	r					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented read as '0'.

Shaded cells are not used for Synchronous Slave Reception.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.

## 16.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The analog-to-digital (A/D) converter module has five inputs for the PIC18C2x2 devices and eight for the PIC18C4x2 devices. This module has the ADCON0 and ADCON1 register definitions that are compatible with the mid-range A/D module.

The A/D allows conversion of an analog input signal to a corresponding 10-bit digital number.

## Register 16-1: ADCON0 Register

The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

The ADCON0 register, shown in Register 16-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 16-2, configures the functions of the port pins.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON
bit 7							bit 0

bit 7:6 ADCS1:ADCS0: A/D Conversion Clock Select bits (shown in bold)

000 = Fosc/2

0**01 = Fosc/8** 

- 010 = Fosc/32
- 011 = FRC (clock derived from the internal A/D RC oscillator)
- 100 = Fosc/4
- 101 = Fosc/16
- 110 = Fosc/64

111 = FRC (clock derived from the internal A/D RC oscillator)

Note: The ADCS2 bit is located in the ADCON1 register

#### bit 5:3 CHS2:CHS0: Analog Channel Select bits

- 000 = channel 0, (AN0) 001 = channel 1, (AN1) 010 = channel 2, (AN2) 011 = channel 3, (AN3) 100 = channel 4, (AN4) 101 = channel 5, (AN5) 110 = channel 6, (AN6)
- 111 = channel 7, (AN7)

**Note:** The PIC18C2X2 devices do not implement the full 8 A/D channels, the unimplemented selections are reserved. Do not select any unimplemented channel.

bit 2 **GO/DONE:** A/D Conversion Status bit

#### When ADON = 1

- 1 = A/D conversion in progress (setting this bit starts the A/D conversion which is automatically cleared by hardware when the A/D conversion is complete)
- 0 = A/D conversion not in progress
- bit 1 Unimplemented: Read as '0'
- bit 0 ADON: A/D On bit
  - 1 = A/D converter module is powered up
  - 0 = A/D converter module is shut off and consumes no operating current

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## Register 16-2: ADCON1 Register

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0	
bit 7							bit 0	

#### bit 7:6 Unimplemented: Read as '0'

bit 7 **ADFM:** A/D Result format select.

1 = Right justified. 6 Most Significant bits of ADRESH are read as '0'.

0 = Left justified. 6 Least Significant bits of ADRESL are read as '0'.

- bit 6 ADCS2: A/D Conversion Clock Select bit (shown in bold)
  - **0**00 = Fosc/2
  - 001 = Fosc/8
  - 010 = Fosc/32
  - 011 = FRC (clock derived from the internal A/D RC oscillator)
  - 100 = Fosc/4
  - **1**01 = Fosc/16
  - **1**10 = Fosc/64

111 = FRC (clock derived from the internal A/D RC oscillator)

Note: The ADCS1:ADCS0 bits are located in the ADCON0 register

#### bit 5:4 Unimplemented: Read as '0'

bit 3:0 PCFG3:PCFG0: A/D Port Configuration Control bits

PCFG	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
0000	Α	Α	Α	А	А	А	Α	Α	Vdd	Vss	8/0
0001	А	Α	А	А	VREF+	А	Α	А	AN3	Vss	7/1
0010	D	D	D	А	А	А	А	Α	Vdd	Vss	5/0
0011	D	D	D	А	VREF+	А	Α	А	AN3	Vss	4/1
0100	D	D	D	D	А	D	Α	Α	Vdd	Vss	3/0
0101	D	D	D	D	VREF+	D	Α	Α	AN3	Vss	2/1
011x	D	D	D	D	D	D	D	D	—	_	0/0
1000	А	Α	А	А	Vref+	VREF-	Α	Α	AN3	AN2	6/2
1001	D	D	А	А	А	А	Α	Α	Vdd	Vss	6/0
1010	D	D	А	А	Vref+	А	Α	Α	AN3	Vss	5/1
1011	D	D	А	А	VREF+	VREF-	Α	Α	AN3	AN2	4/2
1100	D	D	D	А	VREF+	VREF-	Α	А	AN3	AN2	3/2
1101	D	D	D	D	VREF+	VREF-	Α	Α	AN3	AN2	2/2
1110	D	D	D	D	D	D	D	А	Vdd	Vss	1/0
1111	D	D	D	D	VREF+	VREF-	D	А	AN3	AN2	1/2

A = Analog input D = Digital I/O

C/R = # of analog input channels / # of A/D voltage references

Legend:							
R = Read	dable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
- n = Valu	ue at POR reset	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
<b>Note:</b> On any device reset, the port pins that are multiplexed with analog functions (ANx) are forced to be an analog input.							


The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and Vss) or the voltage level on the RA3/AN3/ VREF+ pin and RA2/AN2/VREF.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

A device reset forces all registers to their reset state. This forces the A/D module to be turned off and any conversion is aborted. Each port pin associated with the A/D converter can be configured as an analog input (RA3 can also be a voltage reference) or as a digital I/O.

The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH/ ADRESL registers, the GO/DONE bit (ADCON0<2>) is cleared, and A/D interrupt flag bit ADIF is set. The block diagram of the A/D module is shown in Figure 16-1.



#### FIGURE 16-1: A/D BLOCK DIAGRAM

The value that is in the ADRESH/ADRESL registers is not modified for a Power-on Reset. The ADRESH/ ADRESL registers will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see Section 16.1. After this acquisition time has elapsed, the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
  - · Configure analog pins, voltage reference and digital I/O (ADCON1)
  - Select A/D input channel (ADCON0)
  - Select A/D conversion clock (ADCON0)
  - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
  - · Clear ADIF bit
  - · Set ADIE bit
  - · Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
  - Set GO/DONE bit (ADCON0)
- Wait for A/D conversion to complete, by either: 5.
  - Polling for the GO/DONE bit to be cleared

OR


- Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH/ADRESL); clear bit ADIF if required.
- 7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2TAD is required before next acquisition starts.



#### 16.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 16-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is  $2.5k\Omega$ . After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

When the conversion is started, the hold-Note: ing capacitor is disconnected from the input pin.



To calculate the minimum acquisition time, Equation 16-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

#### **Equation 16-1: Acquisition Time**

TACQ	=	Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
	=	TAMP + TC + TCOFF

## Equation 16-2: A/D Minimum Charging Time

VHOLD =  $(V_{REF} - (V_{REF}/2048)) \cdot (1 - e^{(-T_c/C_{HOLD}(R_{IC} + R_{SS} + R_S))})$ or Tc = -(120 pF)(1 kΩ + Rss + Rs) ln(1/2047)

Example 16-3 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following application system assumptions:

CHOLD	=	120 pF
Rs	=	2.5 kΩ
Conversion Error	$\leq$	1/2 LSb
Vdd	=	$5V  ightarrow Rss$ = 7 k $\Omega$
Temperature	=	50°C (system max.)
Vhold	=	0V @ time = 0

## EXAMPLE 16-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ =	TAMP + TC + TCOFF
Temperatur	e coefficient is only required for temperatures > $25^{\circ}$ C.
TACQ =	2 μs + Tc + [(Temp - 25°C)(0.05 μs/°C)]
Tc =	-CHOLD (RIC + RSS + RS) ln(1/2047) -120 pF (1 k $\Omega$ + 7 k $\Omega$ + 2.5 k $\Omega$ ) ln(0.0004885) -120 pF (10.5 k $\Omega$ ) ln(0.0004885) -1.26 $\mu$ s (-7.6241) 9.61 $\mu$ s
TACQ =	2 μs + 9.61 μs + [(50°C - 25°C)(0.05 μs/°C)] 11.61 μs + 1.25 μs 12.86 μs

#### 16.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 12 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. The seven possible options for TAD are:

- 2Tosc
- 4Tosc
- 8Tosc
- 16Tosc
- 32Tosc
- 64Tosc
- Internal RC oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6  $\mu s.$ 

Table 16-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

#### 16.3 Configuring Analog Port Pins

The ADCON1, TRISA and TRISE registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

- Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
- **Note 2:** Analog levels on any pin that is defined as a digital input (including the AN4:AN0 pins) may cause the input buffer to consume current that is out of the devices specification.

AD Clock Source (TAD)		Device Frequen	Device Frequency					
Operation	ADCS2:ADCS0	20 MHz	5 MHz	1.25 MHz	333.33 kHz			
2Tosc	000	100 ns <sup>(2)</sup>	400 ns <sup>(2)</sup>	1.6 µs	6 μs			
4Tosc	100	200 ns <sup>(2)</sup>	800 ns <sup>(2)</sup>	3.2 μs	12 µs			
8Tosc	001	400 ns <sup>(2)</sup>	1.6 μs	6.4 μs	24 μs <sup>(3)</sup>			
16Tosc	101	800 ns <sup>(2)</sup>	3.2 μs	12.8 μs	48 μs <sup>(3)</sup>			
32Tosc	010	1.6 μs	6.4 μs	25.6 μs <sup>(3)</sup>	96 μs <sup>(3)</sup>			
64Tosc	110	3.2 μs	12.8 μs	51.2 μs <sup>(3)</sup>	192 μs <sup>(3)</sup>			
RC	011	2 - 6 μs <sup>(1,4)</sup>	2 - 6 μs <sup>(1,4)</sup>	2 - 6 μs <sup>(1,4)</sup>	2 - 6 μs <sup>(1)</sup>			

Legend: Shaded cells are outside of recommended range.

**Note 1:** The RC source has a typical TAD time of 4  $\mu$ s.

2: These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.

4: For device frequencies above 1 MHz, the device must be in SLEEP for the entire conversion or the A/D accuracy may be out of specification.

IADLE 10-2. IAD VS. DEVICE OPERATING FREQUENCIES (FOR EXTENDED, LC, DEVICES	TABLE 16-2:	TAD VS. DEVICE OPERATING FREQUENCIES	(FOR EXTENDED, LC, DEVICES)
---	-------------	--------------------------------------	-----------------------------

AD Clock Source (TAD)		Device Frequency				
Operation	ADCS2:ADCS0	4 MHz	2 MHz	1.25 MHz	333.33 kHz	
2Tosc	000	500 ns <sup>(2)</sup>	1.0 μs <sup>(2)</sup>	1.6 μs <sup>(2)</sup>	6 μs	
4Tosc	100	1.0 μs <sup>(2)</sup>	2.0 μs <sup>(2)</sup>	3.2 μs <sup>(2)</sup>	12 µs	
8Tosc	001	2.0 μs <sup>(2)</sup>	4.0 μs	6.4 μs	24 μs <sup>(3)</sup>	
16Tosc	101	4.0 μs <sup>(2)</sup>	8.0 μs	12.8 μs	48 μs <sup>(3)</sup>	
32Tosc	010	8.0 μs	16.0 μs	25.6 μs <sup>(3)</sup>	96 μs <sup>(3)</sup>	
64Tosc	110	16.0 μs	32.0 μs	51.2 μs <sup>(3)</sup>	192 μs <b><sup>(3)</sup></b>	
RC	011	3 - 9 μs <sup>(1,4)</sup>				

Legend: Shaded cells are outside of recommended range.

**Note 1:** The RC source has a typical TAD time of  $6 \, \mu s$ .

2: These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.

4: For device frequencies above 1 MHz, the device must be in SLEEP for the entire conversion or the A/D accuracy may be out of specification.

## 16.4 <u>A/D Conversions</u>

Figure 16-3 shows the operation of the A/D converter after the GO bit has been set. Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, a 2TAD wait is required before the next acquisition is started. After this 2TAD wait, acquisition on the selected channel is automatically started.


Note: The GO/DONE bit should NOT be set in the same instruction that turns on the A/D.

## 16.5 Use of the CCP2 Trigger

An A/D conversion can be started by the "special event trigger" of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/ DONE bit will be set, starting the A/D conversion, and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH/ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 (or Timer3) counter.

## FIGURE 16-3: A/D CONVERSION TAD CYCLES



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
PIR2	_	_	—	_	BCLIF	LVDIF	TMR3IF	CCP2IF	0000	0000
PIE2	—	—	—	_	BCLIE	LVDIE	TMR3IE	CCP2IE	0000	0000
IPR2	—	—	—	_	BCLIP	LVDIP	TMR3IP	CCP2IP	0000	0000
ADRESH	A/D Resu	Result Register							xxxx xxxx	uuuu uuuu
ADRESL	A/D Result Register								xxxx xxxx	uuuu uuuu
ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/ DONE	—	ADON	0000 00-0	0000 00-0
ADCON1	ADFM	ADCS2	_	_	PCFG3	PCFG2	PCFG1	PCFG0	000	000
PORTA	_	RA6	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
TRISA	_	PORTA Data Direction Register						11 1111	11 1111	
PORTE		—	—	_	—	RE2	RE1	RE0	000	000
LATE		—	—	_	—	LATE2	LATE1	LATE0	xxx	uuu
TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Da	ata Directior	n Bits	0000 -111	0000 -111

## TABLE 16-3: SUMMARY OF A/D REGISTERS

Legend: x = unknown, u = unchanged, — = unimplemented read as '0'. Shaded cells are not used for A/D conversion. **Note 1:** The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices. Always maintain these bits clear.


## 17.0 LOW VOLTAGE DETECT

In many applications, the ability to determine if the device voltage (VDD) is below a specified voltage level is a desirable feature. A window of operation for the application can be created, where the application software can do "housekeeping tasks" before the device voltage exits the valid operating range. This can be done using the Low Voltage Detect module.

This module is a software programmable circuitry, where a device voltage trip point can be specified. When the voltage of the device becomes lower then the specified point, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to that interrupt source. The Low Voltage Detect circuitry is completely under software control. This allows the circuitry to be "turned off" by the software, which minimizes the current consumption for the device.

Figure 17-1 shows a possible application voltage curve (typically for batteries). Over time, the device voltage decreases. When the device voltage equals voltage VA, the LVD logic generates an interrupt. This occurs at time TA. The application software then has the time until the device voltage is no longer in valid operating range to shut down the system. Voltage point VB is the minimum valid operating voltage specification. This occurs at time TB. TB - TA is the total time for shutdown.






#### © 7/99 Microchip Technology Inc.

Figure 17-2 shows the block diagram for the LVD module. A comparator uses an internally generated reference voltage as the set point. When the selected tap output of the device voltage crosses the set point (is lower than), the LVDIF bit is set.

Each node in the resister divider represents a "trip point" voltage. The "trip point" voltage is the minimum supply voltage level at which the device can operate before the LVD module asserts an interrupt. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the voltage generated by the internal voltage reference module. The comparator then generates an interrupt signal setting the LVDIF bit. This voltage is software programmable to any one of 16 values (See Figure 17-2). The trip point is selected by programming the LVDL3:LVDL0 bits (LVDCON<3:0>).





## 17.1 <u>Control Register</u>

The Low Voltage Detect Control register controls the operation of the Low Voltage Detect circuitry.

#### Register 17-1: LVDCON Register

ι	J-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
-		-	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0
bit 7	•							bit 0

#### bit 7:6 Unimplemented: Read as '0'

bit 5 IRVST: Internal Reference Voltage Stable Flag bit

1 = Indicates that the Low Voltage Detect logic will generate the interrupt flag at the specified voltage range.

0 = Indicates that the Low Voltage Detect logic will not generate the interrupt flag at the specified voltage range and the LVD interrupt should not be enabled

#### bit 4 LVDEN: Low-voltage Detect Power Enable bit

1 = Enables LVD, powers up LVD circuit

0 = Disables LVD, powers down LVD circuit

#### bit 3:0 LVDL3:LVDL0: Low Voltage Detection Limit bits

1111 = External analog input is used (input comes from the LVDIN pin) 1110 = 4.5V min - 4.77V max. 1101 = 4.2V min - 4.45V max. 1100 = 4.0V min - 4.24V max. 1011 = 3.8V min - 4.03V max. 1010 = 3.6V min - 3.82V max. 1001 = 3.5V min - 3.71V max. 1000 = 3.3V min - 3.50V max. 0111 = 3.0V min - 3.18V max. 0110 = 2.8V min - 2.97V max. 0101 = 2.7V min - 2.86V max. 0100 = 2.5V min - 2.65V max. 0011 = 2.4V min - 2.54V max. 0010 = 2.2V min - 2.33V max. 0001 = 2.0V min - 2.12V max. 0000 = 1.8V min - 1.91V max. Note:

**Note:** LVDL3:LVDL0 modes which result in a trip point below the valid operating voltage of the device are not tested.

Legend:			
R = Readable bit	W = Writable bit		
U = Unimplemented bit, read as '0'		- n = Value at POR reset	

## 17.2 <u>Operation</u>

Depending on the power source for the device voltage, the voltage normally decreases relatively slowly. This means that the LVD module does not need to be constantly operating. To decrease the current requirements, the LVD circuitry only needs to be enabled for short periods, where the voltage is checked. After doing the check, the LVD module may be disabled.


Each time that the LVD module is enabled, the circuitry requires some time to stabilize. After the circuitry has stabilized, all status flags may be cleared. The module will then indicate the proper state of the system.

The following steps are needed to setup the LVD module:

- Write the value to the LVDL3:LVDL0 bits (LVD-CON register), which selects the desired LVD Trip Point.
- 2. Ensure that LVD interrupts are disabled (the LVDIE bit is cleared or the GIE bit is cleared).
- 3. Enable the LVD module (Set the LVDEN bit in the LVDCON register).
- 4. Wait for the LVD module to stabilize (the IRVST bit to become set).
- Clear the LVD interrupt flag, which may have falsely become set until the LVD module has stabilized (clear the LVDIF bit).
- 6. Enable the LVD interrupt (set the LVDIE and the GIE bits).

Figure 17-3 shows typical waveforms that the LVD module may be used to detect.

## FIGURE 17-3: LOW VOLTAGE DETECT WAVEFORMS



#### 17.2.1 REFERENCE VOLTAGE SET POINT

The Internal Reference Voltage of the LVD module may be used by other internal circuitry (the programmable brown-out reset). If these circuits are disabled (lower current consumption), the reference voltage circuit requires a time to become stable before a low voltage condition can be reliably detected. This time is invariant of system clock speed. This start-up time is specified in electrical specification parameter #36. The low-voltage interrupt flag will not be enabled until a stable reference voltage is reached. Refer to the waveform in Figure 17-3.

#### 17.2.2 CURRENT CONSUMPTION

When the module is enabled, the LVD comparator and voltage divider are enabled and will consume static current. The voltage divider can be tapped from multiple places in the resistor array. Total current consumption, when enabled, is specified in electrical specification parameter #D022B.

## 17.3 Operation During Sleep

When enabled, the LVD circuitry continues to operate during sleep. If the device voltage crosses the trip point, the LVDIF bit will be set and the device will wake-up from sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

## 17.4 Effects of a Reset

A device reset forces all registers to their reset state. This forces the LVD module to be turned off.



NOTES:

### 18.0 SPECIAL FEATURES OF THE CPU

There are several features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- OSC Selection
- Reset
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code protection
- ID locations
- · In-circuit serial programming

These devices have a Watchdog Timer, which is permanently enabled via the configuration bits or softwarecontrolled. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay on powerup only, designed to keep the part in reset while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry. SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external reset, Watchdog Timer Wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. A set of configuration bits are used to select various options.

#### 18.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h - 3FFFFh), which can only be accessed using table reads and table writes.

File	ename	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ unprogrammed value
300000h	CONFIG1L	СР	CP	CP	CP	CP	CP	CP	CP	1111 1111
300001h	CONFIG1H	_	—	OSCSEN	_	_	FOSC2	FOSC1	FOSC0	111111
300002h	CONFIG2L	—	—	—	_	BORV1	BORV0	BODEN	PWRTEN	1111
300003h	CONFIG2H	—	—	_	—	WDTPS2	WDTPS1	WDTPS0	WDTEN	1111
300005h	CONFIG3H	—	—	—	—	—	—	—	CCP2MX	1
300006h	CONFIG4L	—	—	—	_	_	_	LVEN	STVREN	11
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	0000 0000
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 0010

#### TABLE 18-1: CONFIGURATION BITS AND DEVICE IDS

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, grayed cells are unimplemented read as 0

	R/P-1	R/P-1	R/P-1	U-0	U-0	R/P-1	R/P-1	R/P-1				
	Reserved	Reserved	OSCSEN		_	FOSC2	FOSC1	FOSC0				
	bit 7							bit 0				
it 7-6	Reserved:	Read as '1'										
it 5	OSCSEN:	SCSEN: Oscillator System Clock Switch Enable bit										
	0 = Oscilla	<ul> <li>Oscillator system clock switch option is disabled (Main oscillator is source)</li> <li>Oscillator system clock switch option is enabled</li> <li>(Oscillator switching is enabled)</li> </ul>										
oit 4-3	Reserved:	Reserved: Read as '0'										
oit 2-0	FOSC2:FC	FOSC2:FOSC0: Oscillator Selection bits										
	111 = RC oscillator w/ OSC2 configured as RA6 110 = HS oscillator with PLL enabled/CLock frequency = (4 x Fosc) 101 = EC oscillator w/ OSC2 configured as RA6 100 = EC oscillator w/ OSC2 configured as divide by 4 clock output 011 = RC oscillator 010 = HS oscillator 001 = XT oscillator 000 = LP oscillator											
	Legend:	Legend:										
	R = Reada	ble bit	P = Program	nmable bit	U = Unimp	lemented b	oit, read as	'0'				
	- n = Value when device is unprogrammed u = Unchanged from programmed state											

. .

.....

#### Register 18-2: Configuration Register 1 Low (CONFIG1L: Byte Address 300000h)

R/P-1								
CP								
bit 7							bit 0	-

#### **CP: Code Protection bits (apply when in Code Protected Microcontroller Mode)**

1 = Program memory code protection off

0 = All of program memory code protected

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

#### Register 18-3: Configuration Register 2 High (CONFIG2H: Byte Address 300003h)

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
—	—	—	—	WDTPS2	WDTPS1	WDTPS0	WDTEN
bit 7							bit 0

#### bit 7-4 Reserved: Read as '0'

#### bit 3-1 WDTPS2:WDTPS0: Watchdog Timer Postscale Select bits

000 = 1:128 001 = 1:64 010 = 1:32 011 = 1:16 100 = 1:8 101 = 1:4 110 = 1:2 111 = 1:1

#### bit 0 WDTEN: Watchdog Timer Enable bit

1 = WDT enabled

0 = WDT disabled (control is placed on the SWDTEN bit)

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	ce is unprogrammed	u = Unchanged from programmed state

#### Register 18-4: Configuration Register 2 Low (CONFIG2L: Byte Address 300002h)

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
—	—	—	—	BORV1	BORV0	BOREN	PWRTEN
bit 7							bit 0

#### bit 7-4 **Reserved:** Read as '0'


- bit 3-2 BORV1:BORV0: Brown-out Reset Voltage bits
  - 11 = VBOR set to 2.5V 10 = VBOR set to 2.7V 01 = VBOR set to 4.2V00 = VBOR set to 4.5V

#### bit 1 **BOREN:** Brown-out Reset Enable bit <sup>(1)</sup>

- 1 = Brown-out Reset enabled
- 0 = Brown-out Reset disabled
  - **Note:** Enabling Brown-out Reset automatically enables the Power-up Timer (PWRT), regardless of the value of bit <u>PWRTEN</u>. Ensure the Power-up Timer is enabled any-time Brown-out Reset is enabled.
- bit 0 **PWRTEN:** Power-up Timer Enable bit <sup>(1)</sup>
  - 1 = PWRT disabled
  - 0 = PWRT enabled
    - **Note:** Enabling Brown-out Reset automatically enables the Power-up Timer (PWRT), regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled any-time Brown-out Reset is enabled.

#### Legend:

R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	is unprogrammed	u = Unchanged from programmed state



#### 18.2 Watchdog Timer (WDT)

The Watchdog Timer is a free running on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKI pin. That means that the WDT will run, even if the clock on the OSC1/CLKI and OSC2/CLKO/ RA6 pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The  $\overline{\text{TO}}$  bit in the RCON register will be cleared upon a WDT time-out.

The Watchdog Timer is enabled/disabled by a device configuration bit. If the WDT is enabled, software execution may not disable this function. When the WDTEN configuration bit is cleared, the SWDTEN bit enables/ disables the operation of the WDT. The WDT time-out period values may be found in the Electrical Specifications section under parameter #31. Values for the WDT postscaler may be assigned using the configuration bits.

Note:	The CLRWDT and SLEEP instructions clear
	the WDT and the postscaler if assigned to
	the WDT, and prevent it from timing out and
	generating a device RESET condition.

**Note:** When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.

#### 18.2.1 CONTROL REGISTER

Register 18-7 shows the WDTCON register. This is a readable and writable register, which contains a control bit that allows software to override the WDT enable configuration bit, only when the configuration bit has disabled the WDT.

#### Register 18-7 WDTCON Register

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	—	_	—	—	—	—	SWDTEN
bit 7							bit 0

#### bit 7:1 Unimplemented: Read as '0'

bit 0 SWDTEN: Software Controlled Watchdog Timer Enable Bit

1 = Watchdog Timer is on

0 = Watchdog Timer is turned off if the WDTEN configuration bit in the configuration register = '0'


#### Legend:

R = Readable bit W = Writable bit			Legena.
	W = Writable bit	W = Writable bit	R = Readable bit
U = Unimplemented bit, read as '0' - n = Value at POR reset	it, read as '0' - n = Value at POR reset	bit, read as '0'	U = Unimplemented I

#### 18.2.2 WDT POSTSCALER

The WDT has a postscaler that can extend the WDT reset period. The postscaler is selected at the time of the device programming, by the value written to the CONFIG2H configuration register.





#### FIGURE 18-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CONFIG2H	—	-	_	—	WDTPS2	WDTPS2	WDTPS0	WDTEN
RCON	IPEN	LWRT	_	RI	TO	PD	POR	BOR
WDTCON	_	_	_	_			_	SWDTEN

Legend: Shaded cells are not used by the Watchdog Timer.

#### 18.3 Power-down Mode (SLEEP)

Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared, but keeps running, the  $\overline{PD}$  bit (RCON<3>) is cleared, the  $\overline{TO}$  (RCON<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or VSS, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are hi-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

#### 18.3.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- 1. External reset input on MCLR pin.
- 2. Watchdog Timer Wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change or a Peripheral Interrupt.

The following peripheral interrupts can wake the device from SLEEP:

- 1. PSP read or write.
- 2. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 3. TMR3 interrupt. Timer3 must be operating as an asynchronous counter.
- 4. CCP capture mode interrupt.
- 5. Special event trigger (Timer1 in asynchronous mode using an external clock).
- 6. MSSP (Start/Stop) bit detect interrupt.
- MSSP transmit or receive in slave mode (SPI/ I<sup>2</sup>C).
- 8. USART RX or TX (synchronous slave mode).
- 9. A/D conversion (when A/D clock source is RC).

Other peripherals cannot generate interrupts, since during SLEEP, no on-chip clocks are present.

External  $\overline{\text{MCLR}}$  Reset will cause a device reset. All other events are considered a continuation of program execution and will cause a "wake-up". The  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits in the RCON register can be used to determine the cause of the device reset. The  $\overline{\text{PD}}$  bit, which is set on power-up, is cleared when SLEEP is invoked. The  $\overline{\text{TO}}$  bit is cleared, if a WDT time-out occurred (and caused wake-up).

When the SLEEP instruction is being executed, the next instruction (PC + 2) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

#### 18.3.2 WAKE-UP USING INTERRUPTS


When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If an interrupt condition (interrupt flag bit and interrupt enable bits are set) occurs **before** the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt condition occurs during or after the execution of a SLEEP instruction, the device will immediately wake up from sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the  $\overline{PD}$  bit. If the  $\overline{PD}$  bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

#### FIGURE 18-3: WAKE-UP FROM SLEEP THROUGH INTERRUPT<sup>(1,2)</sup>



Note 1: XT, HS or LP oscillator mode assumed.

- 2: GIE = '1' assumed. In this case, after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.
- 3: TOST = 1024TOSC (drawing not to scale) This delay will not occur for RC and EC osc modes.
- 4: CLKOUT is not available in these osc modes, but shown here for timing reference.

#### 18.4 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note:	Microchip Technology does not recom-
	mend code protecting windowed devices.

#### 18.5 ID Locations

Five memory locations (200000h - 200004h) are designated as ID locations, where the user can store checksum or other code-identification numbers. These locations are accessible during normal execution through the TBLRD instruction or during program/verify. The ID locations can be read when the device is code protected.

#### 18.6 <u>In-Circuit Serial Programming</u>

PIC18CXXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.



NOTES:

### 19.0 INSTRUCTION SET SUMMARY

The PIC18CXXX instruction set adds many enhancements to the previous PICmicro instruction sets, while maintaining an easy migration from these PICmicro instruction sets.

Most instructions are a single program memory word (16-bits), but there are three instructions that require two program memory locations.

Each single word instruction is a 16-bit word divided into an OPCODE, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

The PIC18CXXX instruction set summary in Table 19-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 19-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by the value of 'f')
- 2. The destination of the result (specified by the value of 'd')
- 3. The accessed memory (specified by the value of 'a')

'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All **bit-oriented** instructions have three operands:

- 1. The file register (specified by the value of 'f')
- 2. The bit in the file register (specified by the value of 'b')
- 3. The accessed memory (specified by the value of 'a')

'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by the value of 'k')
- The desired FSR register to load the literal value into (specified by the value of 'f')
- No operand required (specified by the value of '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by the value of 'n')
- The mode of the Call or Return instructions (specified by the value of 's')
- The mode of the Table Read and Table Write instructions (specified by the value of 'm')
- No operand required (specified by the value of '—')

All instructions are a single word, except for three double word instructions. These three instructions were made double word instructions so that all the required information is available in these 32-bits. In the second word, the 4-MSb's are 1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP.

The double word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s. Two word branch instructions (if true) would take 3  $\mu$ s.

Figure 19-1 shows the general formats that the instructions can have.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

The Instruction Set Summary, shown in Table 19-2, lists the instructions recognized by the Microchip assembler (MPASM).

Section 19.1 provides a description of each instruction.

#### TABLE 19-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit
a	a = 0: RAM location in Access RAM (BSR register is ignored)
	a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7)
BSR	Bank Select Register. Used to select the current RAM bank.
d	Destination select bit;
	d = 0: store result in WREG,
	d = 1: store result in file register f.
dest	Destination either the WREG register or the specified register file location
f	8-bit Register file address (0x00 to 0xFF)
fs	12-bit Register file address (0x000 to 0xFFF). This is the source address.
fd	12-bit Register file address (0x000 to 0xFFF). This is the destination address.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value)
label	Label name
mm	The mode of the TBLPTR register for the Table Read and Table Write instructions
	Only used with Table Read and Table Write instructions:
*	No Change to register (such as TBLPTR with Table reads and writes)
*+	Post-Increment register (such as TBLPTR with Table reads and writes)
*-	Post-Decrement register (such as TBLPTR with Table reads and writes)
+*	Pre-Increment register (such as TBLPTR with Table reads and writes)
n	The relative address (2's complement number) for relative branch instructions, or the direct
	address for Call/Branch and Return instructions
PRODH	Product of Multiply high byte
PRODL	Product of Multiply low byte
S	Fast Call / Return mode select bit. s = 0: do not update into/from shadow registers
	s = 0. do not update into/from shadow registers s = 1: certain registers loaded into/from shadow registers (Fast mode)
u	Unused or Unchanged
WREG	Working register (accumulator)
x	Don't care (0 or 1)
	The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility
	with all Microchip software tools.
TBLPTR	21-bit Table Pointer (points to a Program Memory location)
TABLAT	8-bit Table Latch
TOS	Top of Stack
PC	Program Counter
PCL	Program Counter Low Byte
PCH	Program Counter High Byte
PCLATH	Program Counter High Byte Latch
PCLATU	Program Counter Upper Byte Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer
TO	Time-out bit
PD	Power-down bit
C, DC, Z, OV, N	ALU status bits Carry, Digit Carry, Zero, Overflow, Negative
[]	Optional
( )	Contents
$\rightarrow$	Assigned to
<>	Register bit field
E	In the set of
italics	User defined term (font is courier)
	· · · · · · · · · · · · · · · · · · ·

Byte-oriented file register operations	Example Instruction
<u>15 10 9 8 7 0</u>	
OPCODE d a f (FILE #)	ADDWF MYREG, W, B
d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address	
Byte to Byte move operations (2-word)	
<u>15 12 11 0</u>	
OPCODE f (Source FILE #)	MOVFF MYREG1, MYREG
1111 f (Destination FILE #)	
f = 12-bit file register address	
Bit-oriented file register operations	
15 12 11 9 8 7 0 OPCODE b (BIT #) a f (FILE #)	BSF MYREG, bit, B
b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address	
Literal operations	
OPCODE k (literal) k = 8-bit immediate value	MOVLW 0x7F
Control operations	
CALL, GOTO and Branch operations158 70	
OPCODE n<7:0> (literal)	GOTO Label
15 12 11 0	
1111 n<19:8> (literal)	
n = 20-bit immediate value	
15 8 7 0	
OPCODE S n<7:0> (literal)	CALL MYFUNC
15 12 11 0	
n<19:8> (literal)	
S = Fast bit	
15 11 10 0	
OPCODE n<10:0> (literal)	BRA MYFUNC
OPCODE n<7:0> (literal)	BC MYFUNC

#### TABLE 19-2: PIC18CXXX INSTRUCTION SET

Mnemonic, Operands		Description	16-Bit Instruction Word			ord	Status	Natas	
		Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORI	ENTED I	FILE REGISTER OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3,
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3,
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3,
NCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
NFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f <sub>s</sub> , f <sub>d</sub>	Move f <sub>s</sub> (source) to 1st word	2	1100	ffff	ffff	ffff	None	
	U u	f <sub>d</sub> (destination)2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	1, 2
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	1, 2
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	
SUBFWB	f, d, a	Subtract f from WREG with borrow	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	
SUBWFB	f, d, a	Subtract WREG from f with	1		10da	ffff	ffff	C, DC, Z, OV, N	1, 2
CODIN D	i, a, a	borrow		0101	road			0, 00, 2, 00, 1	1, 2
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a, a f, a	Test f, skip if 0	1 (2 or 3)		011a	ffff		None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001		ffff		Z, N	1, 2
-	, ,	E REGISTER OPERATIONS		0001	IUUU	LTTT	TTTT	2,11	
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1		bbba		ffff	None	1, 2
BTFSC	, ,	Bit Test f, Skip if Clear	1 (2 or 3)				ffff	None	1, Z 3, 4
BTFSC	f, b, a f b a	Bit Test f, Skip if Set	1 (2 or 3)		bbba bbba				3, 4 3, 4
	f, b, a		1 (2 or 3)				ffff ffff	None	3, 4 1, 2
BTG	f, d, a	Bit Toggle f			bbba			None	

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2 word instructions. The second word of these instruction will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

Mnemonic, Operands		Description	Cycles	16-Bit	16-Bit Instruction Word			Status	Notes
		Description	Cycles	MSb			LSb	Affected	Notes
CONTROL	OPER/	ATIONS							
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	2	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	1 (2)	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to address1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	_	No Operation (Note 4)	1	1111	xxxx	xxxx	xxxx	None	
POP	_	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	_	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device RESET	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH,	
								PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	s	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into standby mode	1	0000	0000	0000	0011	TO, PD	

	<b>TABLE 19-2:</b>	PIC18CXXX INSTRUCTION SET	(Cont.'d)
--	--------------------	---------------------------	-----------

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2 word instructions. The second word of these instruction will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

TABLE 19-2:	PIC18CXXX INSTRUCTION SET	(Cont.'d)
-------------	---------------------------	-----------

Mnemonic, Operands		Description	Cualas	16-Bit Instruction Word			Status		
		Description	Cycles	MSb			LSb	Affected	Notes
LITERAL C	PERATI	ONS							
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit)1st word	2	1110	1110	00ff	kkkk	None	
		to FSRx2nd word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEN		PROGRAM MEMORY OPERATI	ONS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2 <b>(5)</b>	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2 word instructions. The second word of these instruction will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

#### 19.1 Instruction Set

ADD	LW	ADD litera	al to WF	REG		
Synta	ax:	[ <i>label</i> ] A	DDLW	k		
Operands:		$0 \le k \le 25$	5			
Oper	ation:	(WREG) +	$- k \rightarrow W$	REG		
Statu	us Affected:	N,OV, C, E	DC, Z			
Enco	oding:	0000	1111	kkł	ĸk	kkkk
Description: The contents of WREG are added to the 8-bit literal 'k' and the result i placed in WREG.						
Words:		1				
Cycles:		1				
Q Cy	cle Activity:					
-	Q1	Q2	Q3	3		Q4
	Decode	Read literal 'k'	Proce Data			/rite to VREG
<u>Exan</u>	nple:	ADDLW (	)x15			
I	Before Instru	ction				
	WREG = 0x10					
After Instruction						
	WREG =	0x25				

ADDWF	ADD WR	EG to f				
Syntax:	[ label ] A	DDWF	f,d,a			
Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]					
Operation:	(WREG)	+ (f) $\rightarrow$ c	lest			
Status Affected:	N,OV, C,	DC, Z				
Encoding:	0010	01da	ffff	ffff		
Description:	Add WREG to register 'f'. If 'd' is 0, the result is stored in WREG. If 'd'					
is 1, the result is stored back in reg ister 'f' (default). If 'a' is 0, the Access Bank will be selected. If 'a is 1, the BSR will not be overridder (default).				, the cted. If 'a'		
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q	3	Q4		
Decode	Read register 'f'	Proce Data		Write to estination		
Example: Before Instru	ADDWF	REG,	0, 0			

#### Before Instruction

WREG REG	=	0x17 0xC2			
REG	=	UXCZ			
After Instruction					

WREG	=	0xD9
REG	=	0xC2

ADDWFC	ADD WRE	ADD WREG and Carry bit to f				
Syntax:	[ <i>label</i> ] A[	DWFC	f,d,a			
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5				
Operation:	(WREG) +	• (f) + (C)	$\rightarrow$ dest			
Status Affected:	N,OV, C, E	DC, Z				
Encoding:	0010	00da	ffff	ffff		
Description:	Add WREG memory lo result is pl the result i location 'f' Bank will b BSR will n	ocation 'f aced in \ is placed . If 'a' is be select	. If 'd' is ( WREG. If I in data r 0, the Ac ed. If 'a'	), the 'd' is 1, memory ccess		
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read register 'f'	Proces Data	-	rite to tination		
Example:	ADDWFC	REG,	0, 1			
Before Instru Carry b REG WREG						

#### After Instruction

Carry	bit=	0
REG	=	0x02
WREG	=	0x50

ANDLW	AND litera	al with WR	EG	
Syntax:	[ <i>label</i> ] A	NDLW k		
Operands:	$0 \le k \le 25$	5		
Operation:	(WREG) .	AND. $k  ightarrow V$	/REC	3
Status Affected:	N,Z			
Encoding:	0000	1011 kł	kk	kkkk
Words:	with the 8- placed in 1 1	bit literal 'k' WREG.	Гhe	result is
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read literal 'k'	Process Data	-	Vrite to VREG
Example: Before Instru	ANDLW	0x5F		

Defore motion								
WREG	=	0xA3						
After Instruc	ction							
WREG	=	0x03						

ANDWF	AND WR	EG with f		
Syntax:	[label] A	NDWF f,c	l,a	
Operands:	$0 \le f \le 25$	5		
	d ∈ [0,1]			
Operation:	a ∈ [0,1]			
Operation:	. ,	AND. (f) $\rightarrow$ c	lest	
Status Affected:	N,Z	r		
Encoding:	0001	01da ff	ff ffff	
Description:	with regis is stored i result is s (default).	ter 'f'. If 'd' is n WREG. If ' tored back ir If 'a' is 0, the	n register 'f'	
	BSR will r (default).	not be overrie	dden	
Words:	(uelault). 1			
Cycles:	1			
Q Cycle Activity:	I			
Q Oycle Activity.	Q2	Q3	Q4	
Decode	Read register 'f'	Process Data	Write to destination	
Example:	ANDWF	REG, 0, 0	)	
Before Instru	iction			
WREG REG	= 0x17 $= 0xC2$			
After Instruc				
WREG	$= 0 \times 02$			

вс		Branch if	Branch if Carry					
Synt	ax:	[ <i>label</i> ] B	SC n					
Ope	rands:	-128 ≤ n ≤	127					
Ope	ration:	if carry bit (PC) + 2		→ PC				
State	us Affected:	None						
Enco	oding:	1110	0010	nnnn	nnnn			
Des	cription:	If the Cari gram will	branch.		•			
The 2's complement number '2n' is added to the PC. Since the PC wil have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.								
Wor	ds:	1	1					
Cycl	es:	1(2)	1(2)					
Q C <u>y</u> If Ju	ycle Activity: mp:							
	Q1	Q2	Q	3	Q4			
	Decode	Read literal 'n'	Proce Data		te to PC			
	No operation	No operation	No operat		No peration			
lf N	o Jump:							
Q1 (		Q2	Q3	Q4				
	Decode	Read literal 'n'	Proce Data		No eration			
	<u>mple</u> : Before Instru	HERE	BC	5				
	PC	= ac	ldress	(HERE)				

### PC =

If Carry	=	1;	
PC	=	address	(HERE+12)
If Carry	=	0;	
PC	=	address	(HERE+2)

BCF	Bit Clear	f				
Syntax:	[ <i>label</i> ] B	CF f,	b,a			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$	5				
Operation:	$0 \rightarrow f < b >$					
Status Affected:	None					
Encoding:	1001	bbba	ffff	ffff		
Description: Bit 'b' in register 'f' is cleared. If 'a is 0, the Access Bank will be selected, overriding the BSR value If 'a' = 1, then the bank will be selected as per the BSR value (default).						
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q	3	Q4		
Decode	Read register 'f'	Proce Data		Write gister 'f'		
Example:	BCF I	LAG_RE	G, 7,	D		
Before Instruction FLAG_REG = 0xC7 After Instruction FLAG REG = 0x47						

BN		Branch if	Negativ	ve			
Synt	ax:	[label] B	Nn				
Ope	rands:	-128 ≤ n ≤	127				
Ope	ration:	if negative (PC) + 2 +					
State	us Affected:	None					
Enco	oding:	1110	0110	nnnn	nnnn		
Des	cription:	program v The 2's cc added to t have incre instruction PC+2+2n.	If the Negative bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.				
Wor	ds:	1	1				
Cycl	es:	1(2)	1(2)				
Q C <u>y</u> If Ju	ycle Activity: mp:						
	Q1	Q2	Q3	3	Q4		
	Decode	Read literal 'n'	Proce Data		te to PC		
	No operation	No operation	No operat		No eration		
lf N	o Jump:						
	Q1	Q2	Q3	3	Q4		
	Decode	Read literal	Proce	99	No		

Example: HERE BN Jump

Before Instruction									
PC		=	address	(HERE)					
After In	struction								
	Negative PC Negative	=	1; address 0;	(Jump)					
ΤT	PC	=	• ·	(HERE+2)					

BNC	Branch if	Not Carry		BNN	BNN		Branch if Not Negative				
Syntax:	[ <i>label</i> ] BNC n		Synt	ax:	[ <i>label</i> ] B	[ <i>label</i> ] BNN n					
Operands:	-128 ≤ n ≤	127		Oper	rands:	-128 ≤ n ≤	127				
Operation:	if carry bit (PC) + 2 +			Oper	ration:	if negative (PC) + 2 +					
Status Affected	None			Statu	us Affected:	None					
Encoding:	1110	0011 nn	nn nnnn	Enco	oding:	1110	0111 nn	nn nnnn			
Description:	If the Carr gram will t	y bit is '0', th pranch.	en the pro-	Desc	cription:	If the Nega	ative bit is '0 /ill branch.	', then the			
	The 2's complement number '2n' isThe 2'sadded to the PC. Since the PC willadded tohave incremented to fetch the nexthave incrementedinstruction, the new address will beinstructionPC+2+2n. This instruction is thenPC+2+2		The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.		the PC will etch the next dress will be ction is then						
Words:	1			Word	ds:	1					
Cycles:	1(2)			Cycle	es:	1(2)					
Q Cycle Activity If Jump:	/:			Q Cy If Jur	/cle Activity: mp:						
Q1	Q2	Q3	Q4	_	Q1	Q2	Q3	Q4			
Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Write to PC			
No	No	No	No		No	No	No	No			
operation If No Jump:	operation	operation	operation	If N/	operation o Jump:	operation	operation	operation			
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4			
Decode	Read literal	Process	No	[	Decode	Read literal	Process	No			
200000	'n	Data	operation		200040	'n	Data	operation			
Example:	HERE	BNC Jump	,	Exar	nple:	HERE	BNN Jump	)			
Before Instruction PC = address (HERE) After Instruction If Carry = 0; PC = address (Jump) If Carry = 1;					Before Instruction PC = address (HERE) After Instruction If Negative = 0; PC = address (Jump) If Negative = 1;						

BNO	V	Branch if Not Overflow		BNZ	2	Branch if	Branch if Not Zero			
Synt	ax:	[ <i>label</i> ] BNOV n		Synt	ax:	[ <i>label</i> ] B	[ <i>label</i> ] BNZ n			
Oper	rands:	$-128 \le n \le 127$		Ope	rands:	-128 ≤ n ≤	127			
Oper	ration:	if overflow (PC) + 2 +			Ope	ration:	if zero bit i (PC) + 2 +			
Statu	us Affected:	None			Stat	us Affected:	None			
Enco	oding:	1110	0101 nn:	nn nnnn	Enco	oding:	1110	0001 nn	nn nnnn	
Desc	cription:	program v	rflow bit is '0 vill branch.		Des	cription:	gram will b			
The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.			added to t have incre instruction PC+2+2n.	he PC. Since mented to feature to fe the new acceleration to feature to f	umber '2n' is the PC will etch the next ddress will be ction is then n.					
Word	ds:	1			Wor	ds:	1			
Cycle	es:	1(2)		Cycl	es:	1(2)				
Q Cy If Jur	/cle Activity: mp:				Q C If Ju	ycle Activity: mp:				
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4	
	Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Write to PC	
	No operation	No operation	No operation	No operation		No operation	No operation	No operation	No operation	
lf No	o Jump:				lf N	o Jump:				
,	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4	
	Decode	Read literal 'n'	Process Data	No operation		Decode	Read literal 'n'	Process Data	No operation	
<u>Exar</u>	<u>nple</u> :	HERE	BNOV Jump		Exa	<u>mple</u> :	HERE	BNZ Jump	0	
Before Instruction PC = address (HERE) After Instruction If Overflow = 0;						Before Instr PC After Instruc If Zer PC	= ad ction o = 0;	dress (HER dress (Jum		
	PC = address (Jump) If Overflow= 1; PC = address (HERE+2)					If Zer PC	o = 1;	dress (Jun		

BRA	N N	Unconditi	onal Branc	h	B	SF	Bit Set f		
Synt	ax:	[ <i>label</i> ] B	RA n		Sy	ntax:	[ <i>label</i> ] B	SF f,b,a	
Ope	rands:	-1024 ≤ n	≤ 1023		O	perands:	$0 \le f \le 255$	5	
Ope	ration:	(PC) + 2 +	$2n \rightarrow PC$				$0 \le b \le 7$		
State	us Affected:	None			0	peration:	a ∈ [0,1] 1 → f <b></b>		
Enco	oding:	1101	0nnn nn	nn nnnn		atus Affected:	None $I \rightarrow I < D >$		
Des	cription:	'2n' to the have incre instruction	, the new ad This instruc		Er De	atus Affected. ncoding: escription:	1000 Bit 'b' in re Access Ba riding the then the b	BSR value. ank will be s	et. If 'a' is 0 elected, over- If 'a' = 1,
Wor	ds:	1					per the BS	SR value.	
Cycl	es:	2			W	ords:	1		
QC	ycle Activity:				Cy	/cles:	1		
	Q1	Q2	Q3	Q4	Q	Cycle Activity:			
	Decode	Read literal	Process	Write to PC		Q1	Q2	Q3	Q4
	No operation	'n' No operation	Data No operation	No operation		Decode	Read register 'f'	Process Data	Write register 'f'
					, <u>E&gt;</u>	ample:	BSF F	LAG_REG, 7	, 1
<u>Exa</u>	<u>mple</u> :	HERE	BRA Jump			Before Instru			
	Before Instru	uction				FLAG_RE		.0A	
	PC After Instruc		dress (HER	E )		FLAG_RI		.8A	
	PC		dress (Jum	p)					

BTFSC	Bit Test Fil	le, Skip if Cle	ear		
Syntax:	[label] BT	FSC f,b,a			
Operands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$				
Operation: skip if (f <b>) = 0</b>					
Status Affected:	None				
Encoding:	1011	bbba ff:	ff ffff		
Encoding:1011bbbaffffffffDescription:If bit 'b' in register 'f' is 0, then the next instruction is skipped.If bit 'b' is 0, then the next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a two- cycle instruction. If 'a' is 0, the Access Bank will be selected, over- 					
Words:	1	(dolddir).			
Cycles:		les if skip and instruction	d followed		
Q Cycle Activity: Q1	Q2	Q3	Q4		
Decode	Read	Process Data	No		
lf skip:	register 'f'		operation		
II SKIP. Q1	Q2	Q3	Q4		
No	No	No	No		
operation	operation	operation	operation		
If skip and followe	-		<u></u>		
Q1	Q2	Q3	Q4		
No operation	No operation	No operation	No operation		
No	No operation	No operation	No operation		
Example:	HERE BI FALSE : TRUE :		, 1, 0		
Before Instru		lress (HERE)			
After Instruct	ion	、,			
If FLAG PC If FLAG PC	= add <1> = 1;	lress (TRUE) lress (FALSE			

BTFSS		le, Skip if Se	L			
Syntax:	[label] BT	FSS f,b,a				
Operands:	$0 \le f \le 255$					
	$0 \le b < 7$					
On and in a	$a \in [0,1]$	\ <b>4</b>				
Operation:	skip if (f <b< td=""><td>&gt;) = 1</td><td></td></b<>	>) = 1				
Status Affected:	None	None				
Encoding:	1010	bbba ffi	ff ffff			
Description:	instruction If bit 'b' is 1	, then the nex	t instruction			
	tion execut NOP is exec a two-cycle Access Ba riding the E	ring the current ion, is discard cuted instead, instruction. Ink will be selected SR value. If ill be selected (default).	led and an making this if 'a' is 0, the ected, over- 'a' = 1, then			
Words:	1					
Cycles:	1(2)					
-,	Note: 3 cyc	les if skip and instruction	d followed			
	Note: 3 cyc	cles if skip and d instruction	d followed			
	Note: 3 cyc		d followed Q4			
Q Cycle Activity:	Note: 3 cyc by a 2-word	d instruction				
Q Cycle Activity: Q1 Decode	Note: 3 cyc by a 2-word Q2	d instruction Q3	Q4			
Q Cycle Activity: Q1 Decode If skip:	Note: 3 cyc by a 2-word Q2 Read register 'f'	d instruction Q3 Process Data	Q4 No operation			
Q Cycle Activity: Q1 Decode If skip: Q1	Note: 3 cyc by a 2-word Q2 Read register fr	d instruction Q3 Process Data Q3	Q4 No operation Q4			
Q Cycle Activity: Q1 Decode If skip: Q1 No	Note: 3 cyc by a 2-word Q2 Read register fr Q2 No	d instruction Q3 Process Data Q3 No	Q4 No operation Q4 No			
Q Cycle Activity: Q1 Decode If skip: Q1 No operation	Note: 3 cyc by a 2-word Q2 Read register 'f' Q2 No operation	d instruction Q3 Process Data Q3 No operation	Q4 No operation Q4			
Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow	Note: 3 cyc by a 2-word Q2 Read register 'f' Q2 No operation ed by 2-word	Q3 Process Data Q3 No operation instruction:	Q4 No operation Q4 No operation			
Q Cycle Activity: Q1 Decode If skip: Q1 No operation	Note: 3 cyc by a 2-word Q2 Read register 'f' Q2 No operation	d instruction Q3 Process Data Q3 No operation	Q4 No operation Q4 No			
Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and followe Q1	Note: 3 cyc by a 2-word Q2 Read register 'f' Q2 No operation ed by 2-word Q2	d instruction Q3 Process Data Q3 No operation instruction: Q3	Q4 No operation Q4 No operation Q4			
Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follow Q1 No operation No	Note: 3 cyc by a 2-word Q2 Read register 'f' Q2 No operation ed by 2-word Q2 No operation No	d instruction Q3 Process Data Q3 No operation instruction: Q3 No operation No	Q4 No operation Q4 No operation Q4 No operation No			
Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and followe Q1 No operation	Note: 3 cyc by a 2-word Q2 Read register 'f' Q2 No operation ed by 2-word Q2 No operation	Q3 Process Data Q3 No operation instruction: Q3 No operation	Q4 No operation Q4 No operation Q4 No operation			
Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follows Q1 No operation No operation	Note: 3 cyc by a 2-word Q2 Read register 'f' Q2 No operation ed by 2-word Q2 No operation No operation	d instruction Q3 Process Data Q3 No operation instruction: Q3 No operation No operation	Q4 No operation Q4 No operation Q4 No operation No			
Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follows Q1 No operation No operation	Note: 3 cyc by a 2-word Q2 Read register 'f' Q2 No operation ed by 2-word Q2 No operation No operation HERE B' FALSE : TRUE :	d instruction Q3 Process Data Q3 No operation instruction: Q3 No operation No operation	Q4 No operation Q4 No operation No operation			
Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follows Q1 No operation No operation Example: Before Instru	Note: 3 cyc by a 2-word Q2 Read register 'f' Q2 No operation ed by 2-word Q2 No operation HERE B' FALSE : TRUE : uction = add	d instruction Q3 Process Data Q3 No operation instruction: Q3 No operation No operation	Q4 No operation Q4 No operation Q4 No operation No operation			
Q Cycle Activity: Q1 Decode If skip: Q1 No operation If skip and follows Q1 No operation No operation Example: Before Instru	Note: 3 cyc by a 2-word Q2 Read register 'f' Q2 No operation ed by 2-word Q2 No operation No operation HERE B' FALSE : TRUE : Uction = add	d instruction Q3 Process Data Q3 No operation instruction: Q3 No operation No operation	Q4 No operation Q4 No operation Q4 No operation No operation			

BTG	Bit Toggle	e f		BOV	Branch	if Overflow		
Syntax:	[label] B	TG f,b,a		Syntax:	[ label ]	BOV n		
Operands:	0 ≤ f ≤ 255	5		Operands:	-128 ≤ n	≤ 127		
	0 ≤ b < 7 a ∈ [0,1]			Operation:		w bit is '1' + 2n $\rightarrow$ PC		
Operation:	$(\overline{f} < b >) \to f$	<b></b>		Status Affect	ted: None	· · ·		
Status Affected:	None			Encoding:	1110	0100 ni	nnn nnnn	
Encoding: Description: Words: Cycles: Q Cycle Activity:	inverted. will be sele value. If 'a	ata memory l If 'a' is 0, the ected, overrid	Access Bank ding the BSR e bank will be	Words: Cycles:	program The 2's o added to have inc instructio PC+2+2	If the Overflow bit is '1', then the program will branch. The 2's complement number '2' added to the PC. Since the PC have incremented to fetch the r instruction, the new address will PC+2+2n. This instruction is the a two-cycle instruction.		
Q Cycle Activity. Q1	Q2	Q3	Q4	Q Cycle Act	. ,			
Decode	Read register 'f'	Process Data	Write register 'f'	If Jump:	1 Q2	Q3 Process	Q4 Write to PC	
Example:	BTG F	PORTC, 4,	0	2000	'n'	Data		
Before Instru PORTC		)101 [0x75]		No operat If No Jump	tion operation	No operation	No operation	
After Instruc				n No Jump Q		Q3	Q4	
PORTC	= 0110 0	)101 [0x65]		Deco			No operation	
				Example: Before PC	HERE Instruction = a	BOV Jum	-	

After Instruction

If Overflow = 1; PC = address (Jump) If Overflow = 0; PC = address (HERE+2)

ΒZ		Branch if	Zero					
Synt	tax:	[ <i>label</i> ] B	Zn					
Ope	rands:	-128 ≤ n ≤	127					
Ope	ration:		if Zero bit is '1' (PC) + 2 + 2n $\rightarrow$ PC					
Stat	us Affected:	None	None					
Enco	oding:	1110	0000 nni	nn nnnn				
Des	cription:	gram will t The 2's co added to tl have incre instruction PC+2+2n.	11100000nnnnnnnnIf the Zero bit is '1', then the program will branch.The 2's complement number '2n' isadded to the PC. Since the PC willhave incremented to fetch the nextinstruction, the new address will bePC+2+2n. This instruction is thena two-cycle instruction.					
Wor	ds:	1						
Cycl	les:	1(2)						
Q C <u>y</u> If Ju	ycle Activity: mp: Q1	Q2	Q3	Q4				
	Decode	Read literal 'n'	Process Data	Write to PC				
	No operation	No operation	No operation	No operation				
lf N	o Jump:							
	Q1	Q2	Q3	Q4				
	Decode	Read literal	Process	No				
		'n	Data	operation				
<u>Exa</u>	mple:	HERE	BZ Jump					
	Before Instru	= ad	dress (HER	Е)				
	After Instruct							
	If Zero PC If Zero PC	= ad $= 0;$	dress (Jum) dress (HER)	-				

CAL	_L	Subrouti	ne Call			
Synt	tax:	[label]	CALL k	i,s		
Ope	rands:	$0 \le k \le 10$	48575			
Ope	ration:	$s \in [0,1]$ (PC) + 4 - $k \rightarrow PC<2$ if $s = 1$ (WREG) - (STATUS)	20:1>, → WS, → STA	TUSS	,	
<u> </u>	A.C	$(BSR) \rightarrow$	BSRS			
	us Affected:	None				
1st v	oding: word (k<7:0>) word(k<19:8		110s k <sub>19</sub> kkk	k <sub>7</sub> kk kkk		kkkk <sub>(</sub> kkkk
		TUS and pushed in				
		shadow re and BSRS occurs (de value 'k' is	S. If 's' = efault). T s loaded	WS, = 0, no hen t into f	STA o up he 2 PC<	TUSS date 20-bit 20:1>.
Mor	do:	and BSRS occurs (de value 'k' is CALL is a	S. If 's' = efault). T s loaded	WS, = 0, no hen t into f	STA o up he 2 PC<	TUSS date 20-bit 20:1>.
Word		and BSRS occurs (de value 'k' is CALL is a 2	S. If 's' = efault). T s loaded	WS, = 0, no hen t into f	STA o up he 2 PC<	TUSS date 20-bit 20:1>.
Cycl	les:	and BSRS occurs (de value 'k' is CALL is a	S. If 's' = efault). T s loaded	WS, = 0, no hen t into f	STA o up he 2 PC<	TUSS date 20-bit 20:1>.
Cycl	les: ycle Activity:	and BSRS occurs (de value 'k' is CALL is a 2 2	S. If 's' = efault). T s loaded two-cyc	WS, = 0, nc Then t into F le ins	STA o up he 2 PC<	TUSS odate 20-bit :20:1>. :tion.
Cycl	les:	and BSRS occurs (de value 'k' is CALL is a 2	S. If 's' = efault). T s loaded	WS, = 0, nc hen t into F le ins C to	STA o up he 2 PC< truc Rea 'k'-	ATUSS odate 20-bit :20:1>. :tion. Q4 ad litera <19:8>,
Cycl	les: ycle Activity: Q1	and BSRS occurs (dd value 'k' is CALL is a 2 2 Q2 Read literal	S. If 's' = efault). T s loaded two-cyc Q3 Push P	WS, = 0, no Then t I into F le ins C to k	STA o up he 2 PC< truc Rea 'k'-	ATUSS indate 20-bit :20:1>. tion. Q4 ad litera
Cycl Q C	les: ycle Activity: Q1 Decode No	and BSRS occurs (devalue 'k' is CALL is a 2 2 Q2 Read literal 'k'<7:0>, No	S. If 's' = efault). 1 s loaded two-cyc Q3 Push P stac No	WS, = 0, no Then t I into F le ins C to k	STA o up he 2 PC < truc 'k'- Wri op	Q4 ad litera <19:8>, te to PC No eration
Cycl Q C <u>y</u>	es: ycle Activity: Q1 Decode No operation	and BSRS occurs (devalue 'k' is CALL is a 2 2 Q2 Read literal 'k'<7:0>, No operation	S. If 's' = efault). T s loaded two-cyc Push P stac No operat	WS, = 0, no hen t into F le ins C to k ion	STA o up he 2 PC < truc 'k'- Wri op	Q4 ad litera <19:8>, te to PC No eration
Cycl Q C <u>y</u> Exar	les: ycle Activity: Q1 Decode No operation mple: Before Instru	and BSRS occurs (devalue 'k' is CALL is a 2 2 Q2 Read literal 'k'<7:0>, No operation HERE Inction Address(H	S. If 's' = efault). T s loaded two-cyc Push P stac No operat	WS, = 0, no hen t into F le ins C to k ion	STA o up he 2 PC < truc 'k'- Wri op	Q4 ad litera <19:8>, te to PC No eration

CLRF	Clear f						
Syntax:	[ <i>label</i> ] CL	RF f,a					
Operands:	0 ≤ f ≤ 25 a ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in \ [0,1] \end{array}$					
Operation:	$\begin{array}{c} 000h \rightarrow f \\ 1 \rightarrow Z \end{array}$						
Status Affected:	Z						
Encoding:	0110	101a	ffff	ffff			
	register. I will be sel value. If ' be selecte (default).	ected, o a' = 1, tl	verriding	the BSR bank will			
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q	3	Q4			
Decode	Read register 'f'	Proce Data		Write egister 'f'			
Example:	CLRF	FLAG_	_REG,1				
Before Instr	uction						
FLAG_R		x5A					
After Instruc FLAG_R		c00					

CLRW	/DT	Clear Wa	tchdog	Timer	
Syntax	(:	[ label ]	CLRWD	Т	
Opera	nds:	None			
Operat	tion:	$\begin{array}{l} 000h \rightarrow V\\ 000h \rightarrow V\\ 1 \rightarrow \overline{TO},\\ 1 \rightarrow \overline{PD} \end{array}$	,	stscaler,	
Status	Affected:	TO, PD			
Encod	ing:	0000	0000	0000	0100
Descri Words	:	Watchdog postscale TO and P	of the	WDT. Sta	
Cycles		1			
Q Cycl	le Activity:	00	0	,	04
	Q1 Decode	Q2 No operation	Q3 Proce Data	SS	Q4 No peration
<u>Examp</u>	<u>ole</u> :	CLRWDT			
Be	efore Instru	iction			
	WDT cou	inter =	?		
Af	ter Instruct	ion			
	WDT COU WDT Pos	nter =	$0 \times 00$		

	Complement f		CPFSEQ	Compare f with WREG, skip		
Syntax:		,d,a		WREG		
)perands:	0 ≤ f ≤ 255 d ∈ [0,1]		Syntax:	[label] (	CPFSEQ f,	а
Deretion	a ∈ [0,1]		Operands:	0 ≤ f ≤ 258 a ∈ [0,1]	5	
Operation:	$(\overline{f}) \rightarrow dest$		Operation:	(f) – (WRE	EG),	
Status Affected:	N,Z			skip if (f) =	= (WREG)	
Encoding:	0001 11da	ffff ffff		(unsigned	comparison	ı)
Description:	The contents of reg	nister 'f' are com-	Status Affected:	None		
• • •	plemented. If 'd' is		Encoding:	0110	001a ff	ff ffff
	stored in WREG. If	'd' is 1 the result	Description:	Compares	the content	ts of data
	is stored back in re			memory lo	ocation 'f' to	the contents
	(default). If 'a' is 0 Bank will be select				by performir	ng an
	the BSR value. If '			-	subtraction.	
	bank will be selected	ed as per the			EG, then the	
	BSR value (default	).			is discarded d instead ma	
Vords:	1				instruction.	0
Cycles:	1			Access Ba	ank will be s	elected, ove
Q Cycle Activity:				•	BSR value.	
Q1	Q2 Q3	Q4			ank will be s SR value (de	
Decode	Read Proces		Words:	1		laan).
	register 'f' Data	destination	Cycles:	1(2)		
Example:	COMF REG, 0	, 0	Cycles.	· · ·	cles if skip a	and followed
Before Instru				-	rd instructior	
REG	= 0x13		Q Cycle Activity:			
After Instruct	ion		Q1	Q2	Q3	Q4
REG	= 0x13		Decode	Read	Process	No
WREG	= 0xEC		lf skip:	register 'f'	Data	operation
			Q1	Q2	Q3	Q4
			No	No	No	No
			operation	operation	operation	operation
			If skip and followe	•		
			Q1	Q2	Q3	Q4
			No operation	No operation	No operation	No operation
			No	No	No	No
			operation	operation	operation	operation
			Example:	HERE	CPFSEQ RE	G, 0
				NEQUAL EQUAL	:	
			Before Instru			
			PC Addr		RE	
			WREG	= ?		
			REG After Instruc	= ?		
			If REG		EG;	
			II REG		ltg, Idress (FOI	INT.)

Address (EQUAL)

Address (NEQUAL)

WREG;

PC

PC

If REG

=

≠

=

CPF	SGT	Compare WREG	f with WRE	G, skip if f >			
Synt	tax:	[label] C	CPFSGT f,a	a			
Ope	rands:	0 ≤ f ≤ 255 a ∈ [0,1]	5				
Ope	ration:	(f) – (WRE	G).				
-		skip if (f) >	-				
			(unsigned comparison)				
Stat	us Affected:	None					
Enco	oding:	0110	010a ffi	ff ffff			
Des	cription:		the contents ocation 'f' to t				
		of the WR	EG by perfor	ming an			
		•	subtraction.				
			ents of 'f' are	•			
			its of, then t				
			is discarded d instead ma				
			instruction.				
				elected, over-			
			BSR value.				
			ank will be so R value (def				
Wor	ds:	per trie BC	on value (uei	auit).			
Cycl	les:	1(2)	1(2)				
		Note: 3 cycles if skip and followed					
		by a 2-wor	d instruction				
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read register 'f'	Process Data	No operation			
lf sk	ip:						
	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
IT SK	ip and followe Q1		_	04			
	No	Q2 No	Q3 No	Q4 No			
	operation	operation	operation	operation			
	No	No	No	No			
	operation	operation	operation	operation			
<u>Exa</u>	<u>mple</u> :	HERE NGREATER GREATER	NGREATER :				
	Before Instru	iction					
	PC	= Ad	dress (HERI	Ξ)			
	WREG	= ?					
	After Instruct	tion					
	If REG		EG; dress (CPF)	איזידיס (			
	PC If REG		dress (GRE) EG;	AIEK)			
	PC		dress (NGRI	EATER)			

CPF	SLT	Compare WREG	f with WREC	G, skip if f <			
Synt	ax:	[label]	CPFSLT f,a				
Ope	rands:	0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]				
Ope	ration:	(f) – (WRE	G).				
•		skip if (f) <					
			comparison)	)			
State	us Affected:	None					
Enco	oding:	0110	000a fff	f ffff			
Dese	cription:		the contents				
		-	by performin				
			subtraction.	•			
		If the cont	ents of 'f' are	less than			
			nts of WREG				
		a NOP is e this a two- 0, the Acc	struction is di xecuted inste cycle instruc ess Bank wil If 'a' is 1 the	ead making tion. If 'a' is I be			
			den (default)				
Wor	ds:	1					
Cycl	es:	-	cles if skip a rd instruction				
QC	vcle Activity:	-					
	Q1	Q2	Q2 Q3 Q4				
	Decode	Read	Process	No			
		register 'f'	Data	operation			
lf ski	lp: Q1	Q2	Q3	Q4 No			
	No	No	No				
14	operation	operation	operation	operation			
II SK	ip and followe Q1	ea by 2-word Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
	No	No	No	No			
	operation	operation	operation	operation			
<u>Exar</u>	<u>mple</u> :	NLESS	NLESS :				
	Before Instru	iction					
	PC W	= Ad = ?	dress (HERI	Ε)			
	After Instruct	tion					
	If REG		EG;	- \			
	PC If REG		dress (LESS EG;	3)			
	PC		dress (NLES	SS)			

# 

DAW	Decimal /	Adjust WRE	G Register	DEC	CF	Decreme	nt f	
Syntax:	[ <i>label</i> ] D	AW		Syn	tax:	[label]	DECF f,d,a	
Operands:	None			Ope	rands:	$0 \le f \le 255$	5	
Operation:	If IWREG	<3:0> >9] or	[DC = 1]			d ∈ [0,1] a ∈ [0,1]		
	then	· · · · · ·		One	ration:	$a \in [0, 1]$ (f) $-1 \rightarrow c$	dest	
	(WREG<3	$3:0>) + 6 \rightarrow V$	VREG<3:0>;		us Affected:	.,		
	else					-, -, ,-		
	(WREG<	$3:0>) \rightarrow WRE$	EG<3:0>;		oding:	0000	01da ff	
	If IWREG	<7:4> >9] or	[C = 1] then	Des	cription:		•	If 'd' is 0, the EG. If 'd' is 1,
		-	NREG<7:4>;					ck in register
	else		MILEO (1.12,			'f' (default)	). If 'a' is 0, th	ne Access
	(WREG<7	$(:4>) \rightarrow WRE$	G<7:4>;				pe selected, alue. If 'a' =	
Status Affected:	С						be selected a	
Encoding:	0000	0000 00	00 0111			BSR value	e (default).	
Description:	DAW adju	sts the eight	bit value in	Wor	ds:	1		
	WREG re	sulting from t	he earlier	Сус	les:	1		
		f two variable		QC	ycle Activity:	:		
		CD format) a backed BCD			Q1	Q2	Q3	Q4
Words:	1				Decode	Read register 'f'	Process Data	Write to destination
Cycles:	1					regiotor r	Dulu	dootindion
Q Cycle Activity:	·			<u>Exa</u>	<u>mple</u> :	DECF	CNT, 1, 0	
Q1	Q2	Q3	Q4		Before Instr	ruction		
Decode	Read	Process	Write		CNT Z	= 0x01 = 0		
	register WREG	Data	WREG		After Instruc			
Example1:	DAW		<u> </u>		CNT Z	= 0x00 = 1		
Before Instru	iction					- 1		
WREG	= 0xA5							
C DC	= 0 = 0							
After Instruct	tion							
WREG								
C DC <u>Example 2</u> :	= 1 = 0							
Before Instru	iction							
WREG	= 0xCE							
C	= 0							
DC After Instruct	= 0 tion							
WREG	= 0x34							
C DC	= 1 = 0							
DC	- 0							

DEC	DECFSZ Decrement f, skip if 0				
Synt	tax:	[label]	DECFSZ	Z f,d,a	
Ope	rands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5		
Ope	ration:	(f) – 1 $\rightarrow$ c skip if resu			
Stat	us Affected:	None			
Enco	oding:	0010	11da	ffff	ffff
Des	cription: The contents of register 'f' are dec- remented. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the				sult is
result is placed back in register 'f' (default).				gister 'f'	
If the result is 0, the next instruc- tion, which is already fetched, is discarded, and a NOP is executed instead making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				ed, is cecuted cle Access rriding hen the	
Wor	ds:	1			
Cycl	les:	1(2) Note: 3 cy by a 2-woi			ollowed
QC	ycle Activity:	- <b>,</b>			
	Q1	Q2	Q	3	Q4
	Decode	Read	Proce		Vrite to
lf sk	in:	register 'f'	Dat	a de	stination
11 54	ιρ. Q1	Q2	Q	3	Q4
	No	No	No		No
	operation	operation	operat		peration
lf sk		ed by 2-word			<i></i>
	Q1	Q2	Q	1	Q4
	No operation	No operation	No operat		No peration
	No	No	No		No
	operation	operation	operat	tion op	peration
<u>Exa</u>	<u>mple</u> :	HERE CONTINUE	DECFS GOTO	SZ CNI LOC	7, 1, 1 )P
	Before Instru		(	· - ·	
PC = Address (HERE) After Instruction CNT = CNT - 1 If CNT = 0; PC = Address (CONTINUE) If CNT ≠ 0; PC = Address (HERE+2)					

DCFS	SNZ	Decreme	nt f, skip	if not (	)
Synta	ix:	[ <i>label</i> ] D	CFSNZ 1	f,d,a	
Opera	ands:	0 ≤ f ≤ 255 d ∈ [0,1]	5		
		a ∈ [0,1]			
Opera	ation:	(f) – 1 $\rightarrow$ of skip if res			
Statu	s Affected:	None			
Enco	ding:	0100	11da	ffff	ffff
Desc	ription:	The conte remented placed in result is p (default).	. If 'd' is 0, WREG. If	, the re 'd' is 1	sult is , the
		If the result is not 0, the next instruction, which is already fetched, is discarded, and a NOP is executed instead making it a two- cycle instruction. If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).			
Word	s:	1			
Cycle	S:	1(2) Note: 3 cy by a 2-wo		-	ollowed
Q Cv	cle Activity:				
,	Q1	Q2	Q3		Q4
Γ	Decode	Read	Process	s V	Vrite to
		register 'f'	Data	de	stination
lf skip	): Q1	Q2	Q3		Q4
Г	No	No	No		No
	operation	operation	operatio		peration
lf skip		ed by 2-word		on:	_
Г	Q1	Q2	Q3		Q4
	No operation	No operation	No operatio	n or	No peration
F	No	No	No		No
	operation	operation	operatio	n op	peration
<u>Exam</u>	iple:	ZERO	DCFSNZ : :	TEMP,	1, 0
E	Before Instru	iction =	?		
A	After Instruct	ion			
	TEMP If TEMP PC	=	TEMP - 0; Addres		RO )
	If TEME PC	) ≠ =	0; Addres	s (NZI	ERO)

GOT	GOTO Unconditional Branch						
Synt	ax:	[ label ]	[ <i>label</i> ] GOTO k				
Ope	rands:	$0 \le k \le 10$	48575				
Ope	ration:	$k \rightarrow PC < 2$	20:1>				
State	us Affected:	None					
1st v	oding: vord (k<7:0>) word(k<19:8:		1111 k <sub>19</sub> kkk	k <sub>7</sub> kkk kkkk	kkkk <sub>0</sub> kkkk <sub>8</sub>		
Description: GOTO allows an unconditional branch anywhere within entire 2M byte memory range. The 20-bit value 'k' is loaded into PC<20:1>. GOTO is always a two-cycle instruc- tion.				entire 2M 20-bit C<20:1>.			
Wor	ds:	2					
Cycl	es:	2					
QC	cle Activity:						
	Q1	Q2	Q	3	Q4		
	Decode	Read literal 'k'<7:0>,	No operat	ion 'I	ead literal ‹'<19:8>, /rite to PC		
	No	No	No		No		
	operation	operation	operat	ion c	operation		
	<u>nple</u> : After Instruct	goto the	RE				

PC = Address (THERE)

Syntax:	[ label ]	INCE f	сh		
Operands:	$0 \le f \le 255$		,u,a		
Operands.	0 ≤ 1 ≤ 250 d ∈ [0,1]	J			
	a ∈ [0,1] a ∈ [0,1]				
Operation:	(f) + 1 $\rightarrow$ (	dest			
Status Affected:	C,DC,N,C	DV,Z			
Encoding:	0010	10da	fff	f	ffff
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default)				
	Bank will the BSR v	be selec value. If be selec	ted, o 'a' =	over 1, tł	riding nen the
Words:	Bank will the BSR v bank will t	be selec value. If be selec	ted, o 'a' =	over 1, tł	riding nen the
Words: Cycles:	Bank will the BSR v bank will to BSR value	be selec value. If be selec	ted, o 'a' =	over 1, tł	riding nen the
	Bank will t the BSR v bank will t BSR value	be selec value. If be selec	ted, o 'a' =	over 1, tł	riding nen the
Cycles:	Bank will t the BSR v bank will t BSR value	be selec value. If be selec	cted, c 'a' = ted as lt).	over 1, tł	riding nen the
Cycles: Q Cycle Activity:	Bank will I the BSR v bank will I BSR value 1 1	be selec value. If be selec e (defau	cted, c 'a' = tted as lt).	over 1, tř s pe	riding hen the er the
Cycles: Q Cycle Activity: Q1 Decode	Bank will b the BSR v bank will b BSR value 1 1 1 Q2 Read register 'f'	be selec ralue. If be selec e (defau Q3 Proce Data	cted, c 'a' = tted as lt).	over 1, tř s pe	riding hen the er the Q4 /rite to
Cycles: Q Cycle Activity: Q1	Bank will b the BSR v bank will b BSR value 1 1 Q2 Read	be selec value. If be selec e (defau Q3 Proce	cted, c 'a' = tted as lt).	over 1, tř s pe	riding hen the er the Q4 /rite to
Cycles: Q Cycle Activity: Q1 Decode	Bank will b the BSR v bank will b BSR value 1 1 1 Q2 Read register 'f'	be selec ralue. If be selec e (defau Q3 Proce Data	cted, c 'a' = tted as lt).	over 1, tř s pe	riding hen the er the Q4 /rite to

#### After Instruction

er Instru	ction	
CNT	=	$0 \times 00$
Z	=	1
С	=	1
DC	=	1

	INCFSZ Increment f, skip if 0				
Synta	ax:		NCFSZ		
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5		
Oper	ation:	(f) + 1 $\rightarrow$ c skip if resu			
Statu	us Affected:	None			
Enco	oding:	0011	11da	ffff	ffff
Desc	ription:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f'. (default) If the result is 0, the next instruc- tion, which is already fetched, is discarded, and a NOP is executed instead making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).			
Word	ds:	1	(	7	
Cycles: 1(2) Note: 3 cycles if skip and fol by a 2-word instruction			ollowed		
QCy	cle Activity: Q1	Q2	Q3	ł	Q4
	Decode	Read register 'f'	Proce	ss V	/rite to stination
lf ski	p:				
F	Q1	Q2	Q3	<b>,</b>	Q4
	No	No	No	ion on	No
lf ski	operation	operation ed by 2-word	operat instruct		eration
	Q1	Q2	Q3		Q4
-	No	No	No		No
	operation		operat	ion I on	aration
F		operation			eration
-	No operation	operation No operation	No operat		No eration

INFS	SNZ	Incremen	t f, skip if no	ot 0
Synt	tax:	[ <i>label</i> ] IN	NFSNZ f,d,a	l
Ope	rands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5	
Ope	ration:	(f) + 1 $\rightarrow$ c skip if resu		
Stat	us Affected:	None		
Enco	oding:	0100	10da ffi	ff ffff
Des	cription:	incremented placed in N result is pl (default). If the result instruction fetched, is executed it cycle instr Access Ba riding the then the b	BSR value. ank will be s	the result is is 1, the register 'f' e next eady and a NOP is ng it a two- is 0, the elected, over- if 'a' = 1, elected as
		per the BS	SR value (def	ault).
Wor	ds:	1		
Cycl	es:		cles if skip a rd instruction	
QC	ycle Activity:	00	00	<b>0</b> 4
	Q1 Decode	Q2 Read	Q3 Process	Q4 Write to
	Decoue	register 'f'	Data	destination
lf sk	ip:			,
	Q1	Q2	Q3	Q4
	No	No	No	No
lfek	operation	operation	operation	operation
11 51	Q1	Q2	Q3	Q4
	No	No	No	No
	operation	operation	operation	operation
	No	No	No	No
	operation	operation	operation	operation
<u>Exa</u>	<u>mple</u> :	HERE I ZERO NZERO	INFSNZ REG	;, 1, O
	Before Instru		s (HERE)	
	After Instruct			
	REG If REG PC If REG		s (NZERO)	
	PC	= Addres	s (ZERO)	

IORLW	IORLW Inclusive OR literal with WREG			
Syntax:	[ label ]	IORLW k		
Operands:	$0 \le k \le 25$	5		
Operation:	(WREG) .	$OR.\ k \to WR$	EG	
Status Affected:	N,Z			
Encoding:	0000	1001 kkł	k kkkk	
Description:	with the ei	nts of WREG ight bit literal laced in WRE	'k'. The	
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	Q4	
Decode	Read literal 'k'	Process Data	Write to WREG	
Example:	IORLW	0x35		
Before Instru	ction			
WREG	= 0x9A			
After Instruct	ion			
WREG	= 0xBF			

IORWF Inclusive OR WREG with f				
Syntax:	[ label ]	IORWF	f,d,a	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	(WREG) .OR. (f) $\rightarrow$ dest			
Status Affected:	N,Z			
Encoding:	0001	00da	ffff	ffff
	'f'. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	<u> </u>	Q4
Decode	Read register 'f'	Proce Data		Write to estination
Example:	Example: IORWF RESULT, 0, 1			
Before Instru RESULT				

RESULT	=	0x13		
WREG	=	0x91		
After Instruction				
RESULT	=	0x13		
WREG	=	0x93		

	-		_		
LFS	R	Load FSF	ł		
Synt	ax:	[ label ]	LFSR 1	f,k	
Ope	rands:	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 40 \end{array}$	95		
Ope	ration:	$k\toFSRf$			
State	us Affected:	None			
Enco	oding:	1110 1111	1110 0000	00ff k <sub>7</sub> kkk	k <sub>11</sub> kkk kkkk
Description: The 12-bit literal 'k' is loaded into the file select register pointed to by 'f'					
Wor	ds:	2			
Cycl	es:	2			
QC	vcle Activity:				
	Q1	Q2	Q3		Q4
	Decode	Read literal 'k' MSB	Proce Data	i lite M	Write eral 'k' ISB to SRfH
	Decode	Read literal 'k' LSB	Proce: Data		te literal o FSRfL

Example:

LFSR 2, 0x3AB

#### After Instruction

FSR2H	=	0x03
FSR2L	=	0xAB

MOVF	Move f			
Syntax:	[label]	MOVF	f,d,a	
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	;		
Operation:	$f \to \text{dest}$			
Status Affected:	N,Z			
Encoding:	0101	00da	ffff	ffff
	to a destin the status is placed i result is pl (default). L where in th 0, the Acc	of 'd'. If n WRE( aced ba ocation ne 256 b	'd' is 0, tl G. If 'd' is ack in reg f' can b oyte bank	he result 1, the lister 'f' e any-
	selected, c If 'a' = 1, tl selected a (default).	overridin nen the	g the BS bank will	lbe
Words:	selected, c If 'a' = 1, th selected a	overridin nen the	g the BS bank will	lbe
Words: Cycles:	selected, c If 'a' = 1, tl selected a (default).	overridin nen the	g the BS bank will	lbe
	selected, c If 'a' = 1, tl selected a (default). 1	overridin nen the	g the BS bank will	lbe
Cycles:	selected, c If 'a' = 1, tl selected a (default). 1	overridin nen the	ig the BS bank will e BSR va	lbe
Cycles: Q Cycle Activity:	selected, c If 'a' = 1, tl selected a (default). 1 1	overridin nen the s per th	g the BS bank will e BSR va	l be alue
Cycles: Q Cycle Activity: Q1	selected, c If 'a' = 1, tl selected a (default). 1 1 2 Read register 'f'	overridin nen the s per th Q3 Proce	g the BS bank will e BSR va ss a V	l be alue Q4 Write
Cycles: Q Cycle Activity: Q1 Decode	selected, c If 'a' = 1, ti selected a (default). 1 1 Q2 Read register 't'	overridin nen the s per th Q3 Proce Data	g the BS bank will e BSR va ss a V	l be alue Q4 Write
Cycles: Q Cycle Activity: Q1 Decode Example:	selected, c If 'a' = 1, ti selected a (default). 1 1 Q2 Read register 't'	Q3 Q3 Proce Data 22	g the BS bank will e BSR va ss a V	l be alue Q4 Write

0x22

0x22

=

=

REG

WREG

MOVFF	Move f to f			
Syntax:	[ <i>label</i> ] MOVFF f <sub>s</sub> ,f <sub>d</sub>			
Operands:	$\begin{array}{l} 0 \leq f_s \leq 4095 \\ 0 \leq f_d \leq 4095 \end{array}$			
Operation:	$(f_s) \to f_d$			
Status Affected:	None			
Encoding: 1st word (source) 2nd word (destin.)	1100 ffff ffff ffff <sub>s</sub> 1111 ffff ffff ffff <sub>d</sub>			
Description:	The contents of source register ' $f_s$ ' are moved to destination register ' $f_d$ '. Location of source ' $f_s$ ' can be anywhere in the 4096 byte data space (000h to FFFh), and location of destination ' $f_d$ ' can also be anywhere from 000h to FFFh. Either source or destination can be WREG (a useful special situation). MOVFF is particularly useful for transferring a data memory location			

transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port).

The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register

Words:	2
Cycles:	2 (3)

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

Example:

MOVFF REG1, REG2

#### Before Instruction

	-	
REG1 REG2	=	0x33 0x11
After Instruction		
REG1 REG2	= =	0x33, 0x33

MOVLB	Move lite	Move literal to low nibble in BSR			
Syntax:	[ label ]	MOVLB	k		
Operands:	$0 \le k \le 25$	5			
Operation:	$k \to BSR$	$k \rightarrow BSR$			
Status Affected:	None	None			
Encoding:	0000	0001	kkkk	kkkk	
Description:		The 8-bit literal 'k' is loaded into the Bank Select Register (BSR).			
Words:	1				
Cycles:	1				
Q Cycle Activity	:				
Q1	Q2	Q3		Q4	
Decode	Read literal 'k'	Proces Data	liter	Vrite ral 'k' to BSR	
Evemple:	MOVED	-			

Example: MOVLB 5

Before Instruction			
BSR	register=	0x02	
After Instruction			
BSR	register=	0x05	

f,a

MOVLW Move literal to WREG						
Syntax:	[ label ]	MOVLW	/ k			
Operands:	$0 \le k \le 25$	5				
Operation:	k  ightarrow WRE	G				
Status Affected:	None					
Encoding:	0000	1110	kkkk	kkkk		
Description:	The eight	bit litera	ıl 'k' is loa	aded into		
	WREG.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q	3	Q4		
Decode	Read literal 'k'	Proce Data		Vrite to WREG		
Example:	MOVLW	0x5A				
After Instruc	tion					

= 0x5A

WREG

Ope	ration:	(WREG)	$\rightarrow$ f				
State	us Affected:	None					
Enco	oding:	0110	111a	ffff	ffff		
Des	cription:	Move data from WREG to register 'f'. Location 'f' can be anywhere in the 256 byte bank. If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).					
Wor	ds:	1					
Cycl	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q	3	Q4		
	Decode	Read register 'f'	Proce Data		Write gister 'f'		
<u>Exa</u>	<u>mple</u> :	MOVWF	REG, 0				

Move WREG to f

[label] MOVWF

 $\begin{array}{l} 0 \leq f \leq 255 \\ a \in \ [0,1] \end{array}$ 

**Before Instruction** 

MOVWF

Syntax:

Operands:

WREG REG After Instruc	= = tion	0x4F 0xFF
WREG	=	0x4F
REG	=	0x4F

MULLW	Multiply L	iteral with V	VREG			
Syntax:	[ label ]	MULLW k				
Operands:	$0 \le k \le 25$	5				
Operation:	(WREG) x	$k \rightarrow PROD^{I}$	H:PRODL			
Status Affected:	None					
Encoding:	0000	1101 kkl	kk kkkk			
Description:	ried out be WREG an The 16-bit PRODH:P	An unsigned multiplication is car- ried out between the contents of WREG and the 8-bit literal 'k'. The 16-bit result is placed in PRODH:PRODL register pair. PRODH contains the high byte.				
		WREG is unchanged.				
	None of the status flags are affected. Note that neither overflow nor carry is possible in this opera- tion. A zero result is possible but not detected.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read literal 'k'	Process Data	Write registers PRODH: PRODL			
Example:	MULLW	0xC4				
Before Instru	ction					
WREG PRODH PRODL	= 0x = ? = ?	E2				
After Instruct	ion					
WREG PRODH PRODL	= 0x	E2 AD 08				

MULWF	Multiply V		nin T	
Syntax:	[ label ]	MULWF	f,a	
Operands:	$0 \le f \le 255$	5		
<b>a</b>	a ∈ [0,1]			
Operation:	(WREG) x	$f(f) \rightarrow Pl$	RODH:F	PRODL
Status Affected:	None			
Encoding:	0000	001a	ffff	ffff
Description:	An unsign ried out be WREG an tion 'f'. The in the PRO pair. PRO byte. Both WRE unchange None of th affected. Note that carry is po tion. A zer	etween ti ad the reg e 16-bit r DDH:PR DH conta EG and 'f d. ne status neither c ossible in	he conte gister file esult is ODL reg ains the " are flags a overflow o this op	ents of e loca- stored gister high re nor
	not detect Access Ba	ed. If 'a' ank will b	is 0, th	e ted,
		ed. If 'a' ank will b the BSR	is 0, th be selec value.	e ted, If 'a' =
	Access Ba overriding	ed. If 'a' ank will b the BSR e bank w	is 0, th be selec value. ill be se	e ted, If 'a' = elected
Words:	Access Ba overriding 1, then the	ed. If 'a' ank will b the BSR e bank w	is 0, th be selec value. ill be se	e ted, If 'a' = elected
Words: Cycles:	Access Ba overriding 1, then the as per the	ed. If 'a' ank will b the BSR e bank w	is 0, th be selec value. ill be se	e ted, If 'a' = elected
	Access Ba overriding 1, then the as per the 1	ed. If 'a' ank will b the BSR e bank w	is 0, th be selec value. ill be se	e ted, If 'a' = elected
Cycles:	Access Ba overriding 1, then the as per the 1	ed. If 'a' ank will b the BSR e bank w	is 0, th be selec value. ill be se	e ted, If 'a' = elected
Cycles: Q Cycle Activity:	Access Ba overriding 1, then the as per the 1 1	ed. If 'a' ank will b the BSR bank w BSR va	is 0, th be selec t value. ill be se lue (def	e If 'a' = elected fault).
Cycles: Q Cycle Activity: Q1 Decode	Access Ba overriding 1, then the as per the 1 1 2 Read register 'f'	ed. If 'a' ank will b the BSR bank w BSR va Q3 Proces Data	is 0, th be selec t value. ill be se lue (def	e If 'a' = elected ault). Q4 Write egisters PRODH:
Cycles: Q Cycle Activity: Q1 Decode	Access Ba overriding 1, then the as per the 1 1 Q2 Read register 'f'	ed. If 'a' ank will b the BSR bank w BSR va Q3 Proces Data	is 0, th be selec t value. ill be se lue (def	e If 'a' = elected ault). Q4 Write egisters PRODH:
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instru WREG REG PRODH	Access Ba overriding 1, then the as per the 1 1 1 Q2 Read register 'f' MULWF MULWF totion = 0x = 0x = ?	ed. If 'a' ank will b the BSR e bank w BSR va Q3 Proces Data REG , 1	is 0, th be selec t value. ill be se lue (def	e If 'a' = elected ault). Q4 Write egisters PRODH:
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instru WREG REG	Access Ba overriding 1, then the as per the 1 1 2 Read register 'f' MULWF 1 iction = 0x = 0x = ?	ed. If 'a' ank will b the BSR e bank w BSR va Q3 Proces Data REG , 1	is 0, th be selec t value. ill be se lue (def	e If 'a' = elected ault). Q4 Write egisters PRODH:

NEGF	Negate f			
Syntax:	[ <i>label</i> ] N	IEGF	f,a	
Operands:	0 ≤ f ≤ 25 a ∈ [0,1]	5		
Operation:	( <del>f</del> ) + 1 →	→ f		
Status Affected:	N,OV, C, I	DC, Z		
Encoding:	0110	110a	ffff	ffff
Description:	Location ' complement the data n 0, the Acc selected, If 'a' = 1, 1 selected a	ent. The nemory cess Bar overridir then the	result is p location 'f nk will be ng the BS bank wil	olaced in f'. If 'a' is R value. I be
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q	3	Q4
Decode	Read register 'f'	Proce Data		Write gister 'f'
Example: Before Instruc		REG, 1		
REG		1010 [0	x3A]	
After Instructi	on			

IOP		No Oper	ation					
Synta	X:	[ label ]	NOP					
Opera	ands:	None						
Opera	ation:	No opera	No operation					
Status	s Affected:	None						
Incoc	ding:	0000	0000 xxxx	000 xxx		0000 xxxx		
)escr	ription:	No opera	tion.					
Vords	S:	1						
ycle	s:	1						
Q Cyc	cle Activity:							
Q1		Q2	Q	3	Q4			
	Decode	No operation		No operation		No eration		
	cle Activity: Q1	No	No	-	ор	No		

#### Example:

None.

= 1100 0110 [0xC6] REG

© 7/99 Microchip Technology Inc.

POP	Рор Тор	of Return St	ack	PU	SH	Push Top	of Retu	rn Sta	ck
Syntax:	[ label ]	POP		Syr	itax:	[ label ]	PUSH		
Operands:	None			Ope	erands:	None			
Operation:	$({\rm TOS}) \rightarrow$	bit bucket		Ope	eration:	(PC+2) $\rightarrow$	TOS		
Status Affected:	None			Sta	tus Affected:	None			
Encoding:	0000	0000 000	00 0110	End	oding:	0000	0000	0000	0101
Description:	return sta TOS value ous value return sta This instru enable the	uction is prov e user to prop stack to inco	carded. The nes the previ- hed onto the ided to erly manage	Wo		a software and then p stack. 1	stack. Thushed do liction allo stack by	he prev own on ows to i / modif	vious TOS the stack. mplement ying TOS,
Words:	1				ies:	1			
Cycles:	1			QC	Cycle Activity: Q1	Q2	Q3		Q4
Q Cycle Activity	:				Decode	PUSH PC+2	No		No
Q1	Q2	Q3	Q4		Docodo	onto return	operatio	on d	operation
Decode	No operation	POP TOS value	No operation			stack			
				Exa	<u>imple</u> :	PUSH			
Example: Before Instr	POP GOTO Tuction	NEW			Before Instr TOS PC	uction		0345Ah 00124h	
TOS Stack	(1 level do	= 0031A own)= 01433			After Instruc	ction	= 00	00126h	
After Instruction TOS PC	ction	= 01433 = NEW	2h		TOS	(1 level do	= 00	00126h 0345Ah	L

RCA	LL	Relative (	Call			
Synt	ax:	[ <i>label</i> ] R	CALL	n		
Ope	rands:	-1024 ≤ n	≤ 1023			
Ope	ration:	. ,	$\begin{array}{l} (PC) + 2 \rightarrow TOS, \\ (PC) + 2 + 2n \rightarrow PC \end{array}$			
State	us Affected:	None				
Enco	oding:	1101	lnnn	nnr	n	nnnn
	cription:	Subroutine call with a jump up to 1K from the current location. First, return address (PC+2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is a two-cycle instruction.				
Wore	ds:	1				
Cycl	es:	2				
QC	cle Activity:					
	Q1	Q2	Q3	3		Q4
	Decode	Read literal 'n' Push PC to	Proce Data		Write	e to PC

Syntax:       [ label ]       RESET         Operands:       None         Operation:       Reset all registers and flags that are affected by a MCLR reset.         Status Affected:       All         Encoding:       0000       0000       1111       1111         Description:       This instruction provides a way to execute a MCLR reset in software         Words:       1	Operands: Operation:
Operation:       Reset all registers and flags that are affected by a MCLR reset.         Status Affected:       All         Encoding:       0000       0000       1111       1111         Description:       This instruction provides a way to execute a MCLR reset in software	Operation:
are affected by a MCLR reset.         Status Affected:         All         Encoding:       0000       1111       1111         Description:       This instruction provides a way to execute a MCLR reset in software	
Encoding:       0000       0000       1111       1111         Description:       This instruction provides a way to execute a MCLR reset in software	Status Affected:
Description: This instruction provides a way to execute a MCLR reset in software	
execute a MCLR reset in software	Encoding:
Words: 1	Description:
	Words:
Cycles: 1	Cycles:
Q Cycle Activity:	Q Cycle Activity:
Q1 Q2 Q3 Q4	Q1
Decode Start No No	Decode
reset operation operation	

Example: RESET

After Instruction

Registers= Reset Value Flags\* = Reset Value

Example: HERE RCALL Jump

stack

No

operation

No

operation

No

operation

#### **Before Instruction**

PC = Address(HERE)

After Instruction

No

operation

PC = Address(Jump) TOS = Address (HERE+2)

# www.DataStreet4U.com

RETFIE	Return fro	om Interrup	t			
Syntax:	[ label ]	RETFIE s				
Operands:	$s \in [0,1]$					
Operation:	$1 \rightarrow GIE/C$ if s = 1 (WS) $\rightarrow$ W (STATUSS (BSRS) $\rightarrow$	$\begin{array}{l} (WS) \rightarrow WREG, \\ (STATUSS) \rightarrow STATUS, \\ (BSRS) \rightarrow BSR, \\ PCLATU, PCLATH are unchanged. \end{array}$				
Status Affected:	GIE/GIEH	,PEIE/GIEL				
Encoding:	0000	0000 00	01 000s			
Description:	popped au loaded int enabled b high or low rupt enab tents of th STATUSS into their o WREG, S	to the PC. In by setting the w priority gling le bit. If 's' e shadow re and BSRS correspondition TATUS and ate of these	ack (TOS) is nterrupts are e either the obal inter- = 1, the con- egisters WS, are loaded ng registers, BSR. If 's' =			
Words:	1					
Cycles:	2					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	No operation	No operation	pop PC from stack Set GIEH or GIEL			
No	No	No	No			
operation	operation	operation	operation			
Example:       RETFIE       1         After Interrupt       PC       =       TOS         W       =       WS       BSR       =       BSRS         BSR       =       BSRS       STATUS       =       STATUSS       GIE/GIEH, PEIE/GIEL=       1						

RET	RETLW Return Literal to WREG							
Synt	ax:	[ label ]	RETLW	k				
Ope	rands:	$0 \le k \le 25$	$0 \le k \le 255$					
Ope	ration:	$k \rightarrow WREG,$ (TOS) $\rightarrow$ PC, PCLATU, PCLATH are unchanged						
State	us Affected:	: None						
Enco	oding:	0000	1100	kkk	k	kkkk		
	cription:	WREG is loaded with the eight bi literal 'k'. The program counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged.						
Wor	ds:	1						
Cycl	es:	2						
QC	ycle Activity:							
	Q1	Q2	Q3	3		Q4		
	Decode	Read literal 'k'	Proce Data		stac	PC from k, Write WREG		
	No operation	No operation	No operat		ор	No eration		

#### Example:

```
CALL TABLE ; WREG contains table
; offset value
; WREG now has
; table value
:
TABLE
ADDWF PCL ; WREG = offset
RETLW k0 ; Begin table
RETLW k1 ;
```

RETLW k1 ; : : RETLW kn ; End of table

```
Before Instruction
```

```
WREG = 0 \times 07
```

```
After Instruction
```

WREG = value of kn

Rotate Left f through Carry

RET	utine							
Synt	ax:	[label] RETURN s						
Ope	rands:	$s \in [0,1]$						
Ope	ration:	if s = 1 (WS) $\rightarrow$ V (STATUSS (BSRS) $-$	$(TOS) \rightarrow PC,$ if s = 1 $(WS) \rightarrow WREG,$ $(STATUSS) \rightarrow STATUS,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged					
State	us Affected:	None						
Enco	oding:	0000	0000	0001	001s			
Desi	cription:	stack is p stack (TC program of contents WS, STAT loaded in registers, BSR. If 's	om subrou opped and S) is load counter. I of the sha FUSS and to their co WREG, S S' = 0, no isters occ	d the to ed into f 's' = dow re BSRS orrespo STATU update	op of the o the 1, the egisters S are onding S and e of			
Wor	ds:	1	1					
Cycl	es:	2	2					
QC	ycle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	No operation	Process Data		PC from stack			
	No	No	No		No			
	operation	operation	operation	n op	peration			

Example:	RETURN

#### After Interrupt

PC = TOS

Syntax:	[ label ]	RLCF	f,d,a				
Operands: $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$							
Operation:	$(f < n >) \rightarrow dest < n+1>,$ $(f < 7>) \rightarrow C,$ $(C) \rightarrow dest < 0>$						
Status Affected:	C,N,Z						
Encoding:	0011	01da	ffff	ffff			
Description:	The conterror rotated of the Carry placed in result is s (default). Bank will the BSR bank will BSR valu	ne bit to Flag. If ' WREG. stored ba If 'a' is ( be select value. If be select ie (defau	If 'd' is 0 the d' is 0 the lf 'd' is 1 ck in reg 0, the Acd ted, over 'a' = 1, ti ted as pe	rough result is the ister 'f' cess rriding hen the			
Words:	1	1					
Cycles:	1	1					
Q Cycle Activity:							
	Q2	Q3		Q4			
Q1	QZ			4			

Example:

RLCF

REG, 0, 0

Before Instruction								
REG C	= =	1110 0	0110					
After Instruct	After Instruction							
REG	=	1110	0110					
WREG	=	1100	1100					
C	=	1						

RLCF

RLNCF	Rotate Le	Rotate Left f (no carry)					
Syntax:	[label]	RLNCF f,	d,a				
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5					
Operation:	( )	$(f < n >) \rightarrow dest < n+1>,$ $(f < 7 >) \rightarrow dest < 0>$					
Status Affected:	N,Z						
Encoding:	0100	01da f	fff	ffff			
Description:		ents of regis					
	is 1, the re ister 'f' (de Access Ba riding the then the b	the result is placed in WREG. If 'd' is 1, the result is stored back in reg- ister 'f' (default). If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).					
	-	registe	r f	]•-			
Words:	1			1			
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read register 'f'	Process Data		rite to ination			
Example:	RLNCF	REG, 1,	0				
Before Instru	ction						
REG	= 1010 1	011					
After Instruct	ion = 0101 0	111					
REG	- 0101 0	± ± ±					

Synt	ax:	[ label ]	RRCF	f,d,a	
Ope	rands:	$0 \le f \le 25$ $d \in [0,1]$ $a \in [0,1]$	5		
Ope	ration:	$(f < n >) \rightarrow$ $(f < 0 >) \rightarrow$ $(C) \rightarrow des$	C,	1>,	
Stat	us Affected:	C,N,Z			
Enc	oding:	0011	00da	ffff	fff
		rotated or the Carry is placed result is p (default). Bank will the BSR v bank will BSR value	Flag. If in WRE laced ba If 'a' is o be selec value. If be selec e (defau	'd' is 0, t G. If 'd' is ack in rep 0, the Ac cted, ove 'a' is 1, cted as p	he resu s 1, the gister 'f ccess erriding then th
Wor	ds:	1			
Cyc		1			
QC	ycle Activity:	_			_
	Q1	Q2	Q	-	Q4
	Decode	Read register 'f'	Proce Data		Write to estination
Exa	<u>mple</u> :	RRCF	REG,	0, 0	
	Before Instru	ction			
	REG	= 1110	0110		
	С	= 0			
	C After Instruct	-			

= 1110 0110

WREG = 0111 0011

= 0

REG

С

RRNCF	Rotate R	ight f (no ca	rry)	SETF	Set f		
Syntax:	[ label ]	RRNCF f,d	,а	Syntax:	[ <i>label</i> ] SE	TF f,a	
Operands:	$0 \le f \le 25$	5		Operands:	$0 \le f \le 255$	5	
	d ∈ [0,1]				a ∈ [0,1]		
	a ∈ [0,1]			Operation:	$\text{FFh} \to \text{f}$		
Operation:		dest <n-1>,</n-1>		Status Affected:	None		
	(f<0>) →			Encoding:	0110	100a ff	ff ffff
Status Affected:	N,Z			Description:	The conte	nts of the sp	ecified regis
Encoding:	0100		ff ffff			to FFh. If 'a	
Description:		ents of regist				ank will be s	
		is placed in	ight. If 'd' is 0,		•	BSR value. ank will be s	
		esult is place				SR value (de	
		' (default). If		Words:	1		
			elected, over-	Cycles:	1		
	-	BSR value. bank will be s		Q Cycle Activity:			
		SR value (de		Q1	Q2	Q3	Q4
		► registe	er f	Decode	Read	Process	Write
					register 'f'	Data	register 'f'
Words:	1			Fuerrales	0.7.8.7	DEG 1	
Cycles:	1			Example:	SETF	REG,1	
Q Cycle Activity:				Before Instruction		5A	
Q1	Q2	Q3	Q4	After Instruc			
Decode	Read register 'f'	Process Data	Write to destination	REG	= 0x	FF	
Example 1:	RRNCF	REG, 1, 0					
Before Instru	uction						
REG	= 1101	0111					
After Instruc	tion = 1110	1011					
Example 2:	RRNCF	REG, 0, 0					
Before Instru	uction						
WREG REG	= ? = 1101	0111					
-		0111					
After Instruc							
	= 1110	1011					

SLE			EEP mode		รเ	JBFWB	Subtract borrow	f from WRI	EG with	
Synt	tax:	[ <i>label</i> ] SLEEP			S	ntax:		[ <i>label</i> ] SUBFWB f,d,a		
Ope	rands:	None			,				d,a	
Ope	ration:	$\begin{array}{l} 00h \rightarrow W\\ 0 \rightarrow WD^{-}\\ 1 \rightarrow \overline{TO}, \end{array}$	/DT, F postscaler,		O	perands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	-		
		$0 \rightarrow \overline{PD}$			O	peration:	(WREG)	– (f) – ( <u>C</u> ) –	→ dest	
State	us Affected:	TO, PD			St	atus Affected:	N,OV, C,	DC, Z		
Enco	oding:	0000	0000 000	00 0011	Er	coding:	0101	01da ff	ff ffff	
Word		The power-down status bit (PD) is cleared. The time-out status bit (TO) is set. Watchdog Timer and its postscaler are cleared. The processor is put into SLEEP mode with the oscillator stopped. 1		De	escription:	Subtract register 'f' and ca (borrow) from WREG (2's ment method). If 'd' is 0, th is stored in WREG. If 'd' i result is stored in register (default). If 'a' is 0, the A Bank will be selected, ove the BSR value. If 'a' is 1, bank will be selected as p BSR value (default).		(2's comple- 0, the result 'd' is 1, the ister 'f' he Access , overriding s 1, then the		
	Q1	Q2	Q3	Q4	W	ords:	1			
	Decode	No operation	Process Data	Go to sleep	Cy	cles:	1			
					Q	Cycle Activity:				
<u>Exar</u>	<u>mple</u> :	SLEEP				Q1	Q2	Q3	Q4	
	Before Instru $\overline{TO} = \frac{\overline{TO}}{\overline{PD}} =$	iction ?				Decode	Read register 'f'	Process Data	Write to destination	
	After Instruc	•								

After Instruction  $\overline{TO} = 1$ 1 † 0

$$\frac{10}{PD} =$$

† If WDT causes wake-up, this bit is cleared

SUBFWB				s	SUBLW	Subtra	ct WREG from	n literal
Example 1:	5	SUBFWB	REG, 1, 0	S	Syntax:	[ label]	] SUBLW k	
Before Inst				C	Operands:	0 ≤ k ≤		
REG WREG	=	3 2			Operation:			-
WREG C	=	2 1		C	peration.		$REG) \to WREG$	<i>.</i>
After Instru	ction			S	Status Affected:	N,OV, (	C, DC, Z	
REG	=	FF		E	Encoding:	0000	1000 kkl	k kkkk
WREG	=	2		E	Description:	WREG	is subtracted f	rom the
C Z	=	0 0		-			it literal 'k'. The	
N	=	1	; result is negativ	<i>r</i> e		-	in WREG.	
Example 2:	2	SUBFWB	REG, 0, 0	V	Vords:	1		
Before Inst	ructio			C	Cycles:	1		
REG	=	2		C	Q Cycle Activity:			
WREG C	=	5 1			Q1	Q2	Q3	Q4
After Instru	ction				Decode	Read	Process	Write to
REG	=	2				literal 'k'	Data	WREG
WREG	=	3		E	xample 1:	SUBLW	0x02	
C Z	=	1 0			Before Instru	uction		
N	=	0	; result is positiv	/e	WREG	= 1		
Example 3:	S	SUBFWB	REG, 1, 0		C	= 1 = ?		
Before Inst	ructio	n			After Instruc	tion		
REG	=	1			WREG	= 1		
WREG	=	2			C Z	= 1 = 0	; result i	s positive
ਟ After Instru	= otion	0			N	= 0		
REG	=	0						
WREG	=	2		<u>E</u>	xample 2:	SUBLW	0x02	
С	=	1			Before Instru	uction		
Z N	=	1 0	; result is zero		WREG	= 2		
					C	= ?		
					After Instruc	tion		
					WREG	= 0	-	
					C Z	= 1 = 1	; result	is zero
					N	= 0		

= 3

= FF

= = 0 0

= 1

? =

**Before Instruction** WREG

After Instruction WREG

С

C Z N

SUBLW 0x02

; (2's complement)

; result is negative

Example 3:

SUBWF	Subtract WREG from f						
Syntax:	[ label ]	[ <i>label</i> ] SUBWF f,d,a					
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]						
Operation:	(f) — (WF	$REG) \rightarrow 0$	dest				
Status Affected:	N,OV, C,	DC, Z					
Encoding:	0101	11da	ffff	ffff			
	Subtract WREG from register 'f' (2's complement method). If 'd' is 0, the result is stored in WREG. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).						
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Deserte	Deed	Deces	1/	1			

QI	QZ	QS	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination

SUBWF	ę	Subtract WREG from f (cont'd)				
Example 1:	5	SUBWF	REG, 1, 0			
Before Instru	ictio	n				
REG	=	3				
WREG	=	2				
С	=	?				
After Instruct	tion					
REG	=	1				
WREG	=	2				
C		1	; result is positive			
Z	=	0				
	=	0				
Example 2:	5	SUBWF	REG, 0, 0			
Before Instru	ictio	n				
REG	=	2				
WREG	=	2				
C	=	?				
After Instruct	tion					
REG	=	2				
WREG						
С	=	1	; result is zero			
Z	=	1				
N	=	0				
Example 3:	5	SUBWF	REG, 1, 0			
Before Instru	ictio	n				
REG	=	1				
WREG	=	2				
C	=	?				
After Instruct	tion					
			;(2's complement)			
WREG	=	2				
C	=	0	; result is negative			
Z	=	0				

 $\begin{array}{c} z \\ z \\ N \end{array} = \begin{array}{c} 0 \\ z \\ 1 \end{array}$ 

	Borrow			
Syntax:	[label]	SUBWFI	B f,d,a	
Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	55		
Operation:	(f) – (WR	EG) – (	$\overline{C}) \rightarrow de$	st
Status Affected:	N,OV, C,	DC, Z		
Encoding:	0101	10da	ffff	ffff
Description:	Subtract (borrow) plement i result is s 1, the res ister 'f' (d Access E overriding 1, then th as per th	from reg method) stored in sult is sto efault). Bank will g the BS ne bank	ister 'f' ( If 'd' is WREG ored bac If 'a' is 0 be sele R value will be s	2's com- 0, the . If 'd' is kk in reg- ), the cted, . If 'a' is elected
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proce: Data		Vrite to stination

SUBWFB	-		ct WREG from f with (cont'd)
Example 1:	S	UBWFB	REG, 1, 0
Before Instru	uctior	า	
REG	=	0x19	(0001 1001)
WREG	=	0x0D	(0000 1101)
C	=	1	
After Instruc	tion		
REG	=	0x0C	(0000 1011)
WREG	=	0x0D	(0000 1101)
C	=	1	
Z	=	0 0	; result is positive
Example2: SUBW	FBRE	G 0	-
Before Instru			0
REG		-	(0001 1011)
WREG			(0001 1011)
C	=	0	(0001 1010)
After Instruc	tion		
REG	=	0x1B	(0001 1011)
WREG	=	0x00	
С	=	1	
Z	=	1 0	; result is zero
		U	
Example3: SUBW			0
Before Instru			
REG	=	0x03	( ,
WREG C	=	0x0E 1	(0000 1101)
-	=	T	
After Instruc		0 ==	
REG comp]	=	0xF5	(1111 0100) [2's
WREG	=	0x0E	(0000 1101)
C	=	0	(0000 1101)
Z	=	0	
N	=	1	; result is negative

Swap f		
[label] S	SWAPF f,d,a	
$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5	
· · ·	,	
None		
0011	10da fff	f ffff
		0
result is pl	aced in WRE	G. If 'd' is 1,
		0
	,	0
		,
		•
1		
1		
Q2	Q3	Q4
Read	Process	Write to
register 'f'	Data	destination
SWAPF F	REG, 1, 0	
	$\begin{bmatrix} label \end{bmatrix} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $	$\begin{bmatrix} label \end{bmatrix} \text{ SWAPF f,d,a} \\ 0 \le f \le 255 \\ d \in [0,1] \\ a \in [0,1] \\ (f<3:0>) \rightarrow dest<7:4>, (f<7:4>) \rightarrow dest<3:0> \\ \hline \\ \text{None} \\ \hline \\ \\ \\ \\ \hline \\ \\ \\ \\ \\ \hline \\$

Before Instruction

REG = 0x53

After Instruction REG = 0x35

TBL	RD	Table Rea	d		
Synt	ax:	[ label ]	TBLRD(	*; *+; *-; +	-*)
Ope	rands:	None			
	ration:	if TBLRD * (Prog Mem TBLPTR - if TBLRD * (Prog Mem (TBLPTR) if TBLRD * (Prog Mem (TBLPTR) if TBLRD + (TBLPTR) (Prog Mem	$(TBLPTFNo Chang+,(TBLPTF+1 \rightarrow TBL-,(TBLPTF-1 \rightarrow TBL*,+1 \rightarrow TBL$	ge; R)) → TAI ₋PTR; R)) → TAI PTR; _PTR;	BLAT; BLAT;
State	us Affected	: None			
Enco	oding:	0000	0000	0000	10nn nn=0 * =1 *+ =2 *- =3 +*
		contents of address the called Tabl The TBLP <sup>-</sup> to each byt TBLPTR ha	e program e Pointer IR (a 21-t te in the p as a 2 Mby	memory (TBLPTR bit pointer rogram m yte addre	a pointer ) is used. ) points nemory. ss range.
		IBLP	FR[0] = 0:		Significant Program y Word
		TBLP	rr[0] = 1:		Significant Program y Word
		The TBLR			odify the
		<ul> <li>no change</li> <li>post-incr</li> <li>post-dec</li> <li>pre-incre</li> </ul>	ement rement		
Wor	ds:	1			
Cycl		2			
-	vcle Activity				
~ U.	Q1	,. Q2	Q3	Q	4
	Decode	No	No	N	
		operation	operation		
	No operation	No operation (Read	No operation	N opera (Wr	ation

TBLRD	Table F	Read	l (co	nt'd)
Example1:	TBLRD	*+	;	
Before Instru	ction			
TABLAT TBLPTR MEMORY (	0x00A356	5)	= = =	0x55 0x00A356 0x34
After Instruct	ion			
TABLAT TBLPTR			= =	0x34 0x00A357
Example2:	TBLRD	+*	;	
Before Instru	ction			
,	0x01A357 0x01A358	,	= = =	0xAA 0x01A357 0x12 0x34
After Instruct	ion			
TABLAT TBLPTR			= =	0x34 0x01A358

(Read

Program

Memory)

(Write

TABLAT)

# www.Datasheet4U.com

TBL	wт	Table Wr	ite		TBLWT	Table Write (cont.'d)
Synt	ax:	[ label ]	TBLWT	( *; *+; *-; +*)	Example1:	TBLWT *+;
Ope	rands:	None			Before Instr	uction
Ope	ration:	if TBLWT (TABLAT)	,	1em (TBLPTR) or	TABLAT TBLPTR MEMORY	
		Holding F			After Instruc	ctions (table write completion)
		if TBLWT			TABLAT TBLPTR MEMORY	
		(TABLAT Holding F	•	1em (TBLPTR) or	Example 2:	TBLWT +*;
			$(0) + 1 \rightarrow TB$	LPTR;	Before Instr	
		if TBLWT			TABLAT	
		(TABLAT Holding F		1em (TBLPTR) or	TBLPTR MEMORY	$= 0 \times 01389A$ (0 \times 0 \times 1389A) = 0 \times FF
		-	(b) -1 $\rightarrow$ TBI	LPTR;		(0x01389B) = 0xFF
		if TBLWT			After Instruc TABLAT	ction (table write completion) = $0x34$
			$() +1 \rightarrow TB$	LPTR; 1em (TBLPTR) or	TBLPTR	
		Holding F	•			(0x01389B) = 0x34
Statu	us Affected	-	0 /			
Enco	oding:	0000	0000	0000 11nn		
	C C			nn=0 *		
				=1 *+ =2 *-		
				=3 +*		
Desc	cription:			sed to program the Memory (P.M.).		
			-	bit pointer) points		
				program memory.		
				Btye address he TBLPTR		
		-		of the program		
			location to			
		TBL	PTR[0] = 0	:Least Significant		
				Byte of Program Memory Word		
		TBL	PTR[0] = 1	:Most Significant		
				Byte of Program Memory Word		
		The TRU	NT instruct	ion can modify the		
			TBLPTR as			
		<ul> <li>no cha</li> </ul>	nge			
			crement			
		-	ecrement rement			
Word	de.	1	i officint			
Cycl			if long write	e is to on-chip		
Cyci	63.		program m			
Q Cy	cle Activity	<i>/</i> :				
	Q1	Q2	Q3	Q4		
	Decode	No	No	No		
		operation	operation	operation		

No

operation

No

operation

(Read TABLAT) No

operation

operation No

operation (Write to Holding

Register or Memory)

ax:	[labol] ]			
		STFSZ f,a		
ands:	0 ≤ f ≤ 255 a ∈ [0,1]	5		
ation:	skip if f = (	)		
is Affected:	None			
oding:	0110	011a ff	ff	ffff
ription:	fetched du tion execu NOP is execu cycle instr Access Ba riding the then the b	Iring the cur tion, is disc ecuted maki uction. If 'a ank will be s BSR value. ank will be s	rent ardeo ng th ' is 0 elect If 'a' selec	instruc- d and a is a two- , the ed, over- is 1, ted as
ls:	1			
es:	•	•		ollowed
cle Activity:				
Q1	Q2	Q3	_	Q4
Decode	Read register 'f'	Process Data	ор	No eration
p:				
Q1	Q2	Q3		Q4
			or	No peration
		-		oradori
Q1	Q2	Q3		Q4
No	No	No		No
•			op	eration No
operation	operation	operation	op	peration
nple:	HERE T NZERO ZERO :	ISTFSZ CN :	т, 1	
Before Instru	ction			
PC = Ad	dress(HERE	)		
		0.0		
IÍ CNT PC		,	20)	
If CNT	≠ 0x	00,		
	Is Affected: oding: cription: ds: es: cle Activity: Q1 Decode p: Q1 No operation p and followe Q1 No operation p and followe Q1 No operation p and followe Q1 No operation p and followe Q1 No operation p and followe Q1 No operation If CNT PC	Is Affected:Noneoding:0110oription:If 'f' = 0, th fetched du tion execu NOP is execution execut NOP is execution execut NOP is executed ariding the then the b per the BSds:1es:1(2) Note: 3 cy by a 2-wordvcle Activity:Q1Q1Q2DecodeRead register 'f'p:Q1Q1Q2NoNo operationp and followed by 2-word Q1Q2NoNo operationp and followed by 2-word Q1Q2NoNo operationpand followed by 2-word Q1Q2NoNo operationperteredHERE NZERO ZEROBefore Instruction FC= Address (HERE After InstructionIf CNT= 0x PC = Ad If CNTIf CNT= 0x PC = Ad If CNTif CNT= 0x PC = AdIf CNT= 0x PCPC= Ad PCIf CNT= 0x PCPC= Ad PCIf CNT= 0x PCPC= Ad PCIf CNT= 0x PC	as Affected:Nonewding:0110011affcription:If 'f' = 0, the next instru- fetched during the cur- tion execution, is discanoppic executed makin- cycle instruction. If 'a Access Bank will be s riding the BSR value. then the bank will be s per the BSR value (detection)ds:1es:1(2) Note: 3 cycles if skip a by a 2-word instructionvcle Activity:Q1Q2Q1Q2Q3DecodeRead register 'f'Process Datap:Q1Q2Q3NoNoNo operationoperationoperationoperation operationp and followed by 2-word instruction: Q1Q2Q3NoNoNo operationnple:HERE ZEROTSTFSZMole:HERE ZEROSTFSZBefore Instruction PC=Address (ZEF Ox00, PCAfter Instruction If CNT PC=0x00, protection	us Affected:Noneoding: $0110$ $011a$ ffffoription:If 'f' = 0, the next instruction fetched during the current tion execution, is discarded NOP is executed making th cycle instruction. If 'a' is 0 Access Bank will be select riding the BSR value. If 'a' then the bank will be select per the BSR value (default default default defaultds:1es:1(2) Note: 3 cycles if skip and fe by a 2-word instructionvcle Activity:Q1Q2Q1Q2Q3DecodeRead register 'f'Process Datap:Q1Q2Q3NoNoNooperationoperationoperationpand followed by 2-word instruction:Q1Q2Q1Q2Q3NoNoNooperationoperationoperationoperationoperationoperationpand followed by 2-word instruction:Q1Q2Q1Q2Q3NoNoNooperationoperationoperationoperationoperationoperationpand followed by 2-word instruction:opQ1Q2Q3NoNoNooperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationPC= Addr

XORLW	Exclusiv	ve OR lit	eral wit	h WREG
Syntax:	[ label ]	XORLW	k	
Operands:	$0 \le k \le 2$	55		
Operation:	(WREG)	.XOR. k	$\rightarrow$ WRE	G
Status Affected:	N,Z			
Encoding:	0000	1010	kkkk	kkkk
	XOR'ed The resu		0 010 110	
Words:	1	·		
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	Q4	ł
Decode	Read literal 'k'	Proce: Data		Vrite to NREG

Example: XORLW 0xAF Before Instruction WREG = 0xB5 After Instruction

WREG = 0x1A

XOR	RWF	Exclusive	OR WI	REG wi	th f
Synt	ax:	[label]	KORWF	f,d,a	
Ope	rands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5		
Ope	ration:	(WREG) .	XOR. (f)	ightarrow des	t
State	us Affected:	N,Z			
Enco	oding:	0001	10da	ffff	ffff
Desc	cription:	Exclusive	OR the	content	s of
		WREG wi	th regist	er 'f'. If '	d' is 0, the
		result is si the result ister 'f' (de Access Ba riding the then the b per the Ba	is stored efault). ank will BSR va eank will	d back i If 'a' is ( be selec lue. If 'a be selec	n the reg- 0, the cted, over- a' is 1, ected as
Wor	ds:	1			
Cycl	es:	1			
QC	vcle Activity:				
	Q1	Q2	Q3	Q	4
	Decode	Read register 'f'	Proce Data		Write to estination

#### Example: XORWF REG, 1, 0

Before Instr	uctio	n
REG	=	0xAF
WREG	=	0xB5
After Instruc	ction	
After Instruc	ction =	0x1A
	ction = =	0x1A 0xB5

### 20.0 DEVELOPMENT SUPPORT

The PICmicro $^{\ensuremath{\mathbb{R}}}$  microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB™ IDE Software
- Assemblers/Compilers/Linkers
  - MPASM Assembler
  - MPLAB-C17 and MPLAB-C18 C Compilers
  - MPLINK/MPLIB Linker/Librarian
- Simulators
  - MPLAB-SIM Software Simulator
- Emulators
  - MPLAB-ICE Real-Time In-Circuit Emulator
  - PICMASTER<sup>®</sup>/PICMASTER-CE In-Circuit Emulator
  - ICEPIC™
- In-Circuit Debugger
  - MPLAB-ICD for PIC16F877
- Device Programmers
  - PRO MATE<sup>®</sup> II Universal Programmer
  - PICSTART<sup>®</sup> Plus Entry-Level Prototype Programmer
- Low-Cost Demonstration Boards
  - SIMICE
  - PICDEM-1
  - PICDEM-2
  - PICDEM-3
  - PICDEM-17
  - SEEVAL<sup>®</sup>
  - KEELOQ<sup>®</sup>

#### 20.1 <u>MPLAB Integrated Development</u> Environment Software

- The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a Windows<sup>®</sup>-based application which contains:
- Multiple functionality
  - editor
  - simulator
  - programmer (sold separately)
  - emulator (sold separately)
- A full featured editor
- A project manager
- · Customizable tool bar and key mapping
- A status bar
- On-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro tools (automatically updates all project information)
- Debug using:
  - source files
  - absolute listing file
  - object code

The ability to use MPLAB with Microchip's simulator, MPLAB-SIM, allows a consistent platform and the ability to easily switch from the cost-effective simulator to the full featured emulator with minimal retraining.

#### 20.2 MPASM Assembler

MPASM is a full featured universal macro assembler for all PICmicro MCU's. It can produce absolute code directly in the form of HEX files for device programmers, or it can generate relocatable objects for MPLINK.

MPASM has a command line interface and a Windows shell and can be used as a standalone application on a Windows 3.x or greater system. MPASM generates relocatable object files, Intel standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file which contains source lines and generated machine code, and a COD file for MPLAB debugging.

MPASM features include:

- MPASM and MPLINK are integrated into MPLAB projects.
- MPASM allows user defined macros to be created for streamlined assembly.
- MPASM allows conditional assembly for multi purpose source files.
- MPASM directives allow complete control over the assembly process.

#### 20.3 <u>MPLAB-C17 and MPLAB-C18</u> <u>C Compilers</u>

The MPLAB-C17 and MPLAB-C18 Code Development Systems are complete ANSI 'C' compilers and integrated development environments for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

#### 20.4 MPLINK/MPLIB Linker/Librarian

MPLINK is a relocatable linker for MPASM and MPLAB-C17 and MPLAB-C18. It can link relocatable objects from assembly or C source files along with precompiled libraries using directives from a linker script.

MPLIB is a librarian for pre-compiled code to be used with MPLINK. When a routine from a library is called from another source file, only the modules that contains that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. MPLIB manages the creation and modification of library files.

MPLINK features include:

- MPLINK works with MPASM and MPLAB-C17 and MPLAB-C18.
- MPLINK allows all memory areas to be defined as sections to provide link-time flexibility.

MPLIB features include:

- MPLIB makes linking easier because single libraries can be included instead of many smaller files.
- MPLIB helps keep code maintainable by grouping related modules together.
- MPLIB commands allow libraries to be created and modules to be added, listed, replaced, deleted, or extracted.

#### 20.5 MPLAB-SIM Software Simulator

The MPLAB-SIM Software Simulator allows code development in a PC host environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file or user-defined key press to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C17 and MPLAB-C18 and MPASM. The Software Simulator offers the flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

#### 20.6 <u>MPLAB-ICE High Performance</u> <u>Universal In-Circuit Emulator with</u> <u>MPLAB IDE</u>

The MPLAB-ICE Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). Software control of MPLAB-ICE is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB-ICE allows expansion to support new PICmicro microcontrollers.

The MPLAB-ICE Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft<sup>®</sup> Windows 3.x/95/98 environment were chosen to best make these features available to you, the end user.

MPLAB-ICE 2000 is a full-featured emulator system with enhanced trace, trigger, and data monitoring features. Both systems use the same processor modules and will operate across the full operating speed range of the PICmicro MCU.

#### 20.7 PICMASTER/PICMASTER CE

The PICMASTER system from Microchip Technology is a full-featured, professional quality emulator system. This flexible in-circuit emulator provides a high-quality, universal platform for emulating Microchip 8-bit PICmicro microcontrollers (MCUs). PICMASTER systems are sold worldwide, with a CE compliant model available for European Union (EU) countries.

#### 20.8 ICEPIC

ICEPIC is a low-cost in-circuit emulation solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X, and PIC16CXXX families of 8-bit one-timeprogrammable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules or daughter boards. The emulator is capable of emulating without target application circuitry being present.

#### 20.9 MPLAB-ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB-ICD, is a powerful, low-cost run-time development tool. This tool is based on the flash PIC16F877 and can be used to develop for this and other PICmicro microcontrollers from the PIC16CXXX family. MPLAB-ICD utilizes the In-Circuit Debugging capability built into the PIC16F87X. This feature, along with Microchip's In-Circuit Serial Programming protocol, offers cost-effective in-circuit flash programming and debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time. The MPLAB-ICD is also a programmer for the flash PIC16F87X family.

#### 20.10 PRO MATE II Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode the PRO MATE II can read, verify or program PICmicro devices. It can also set code-protect bits in this mode.

#### 20.11 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, lowcost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

PICSTART Plus supports all PICmicro devices with up to 40 pins. Larger pin count devices such as the PIC16C92X, and PIC17C76X may be supported with an adapter socket. PICSTART Plus is CE compliant.

#### 20.12 <u>SIMICE Entry-Level</u> <u>Hardware Simulator</u>

SIMICE is an entry-level hardware development system designed to operate in a PC-based environment with Microchip's simulator MPLAB-SIM. Both SIMICE and MPLAB-SIM run under Microchip Technology's MPLAB Integrated Development Environment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip's PIC12C5XX, PIC12CE5XX, and PIC16C5X families of PICmicro 8-bit microcontrollers. SIMICE works in conjunction with MPLAB-SIM to provide non-real-time I/O port emulation. SIMICE enables a developer to run simulator code for driving the target system. In addition, the target system can provide input to the simulator code. This capability allows for simple and interactive debugging without having to manually generate MPLAB-SIM stimulus files. SIMICE is a valuable debugging tool for entry-level system development.

#### 20.13 <u>PICDEM-1 Low-Cost PICmicro</u> <u>Demonstration Board</u>

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

#### 20.14 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I<sup>2</sup>C bus and separate headers for connection to an LCD module and a keypad.

#### 20.15 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 seqments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

#### 20.16 PICDEM-17

The PICDEM-17 is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers. including PIC17C752, PIC17C756, PIC17C762, and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included, and the user may erase it and program it with the other sample programs using the PRO MATE II or PICSTART Plus device programmers and easily debug and test the sample code. In addition, PICDEM-17 supports down-loading of programs to and executing out of external FLASH memory on board. The PICDEM-17 is also usable with the MPLAB-ICE or PICMASTER emulator, and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

#### 20.17 <u>SEEVAL Evaluation and Programming</u> System

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials<sup>™</sup> and secure serials. The Total Endurance<sup>™</sup> Disk is included to aid in trade-off analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

#### 20.18 <u>KEELOQ Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

TABLE 20-1	DEVELOPMENT TOOLS FROM MICROCHIP
TADLE $20^{-1}$ .	

Mithingtone		)lc	d	.)	S	10	010	10	913	10	910	913	10	213	313	630 520 540	SOI	свг	CP2
Mercability         i <th< th=""><th></th><th>9</th><th></th><th>ld</th><th>Id</th><th>DId</th><th>old</th><th>Ы</th><th>DId</th><th>Ы</th><th>old</th><th>bld</th><th>Ы</th><th>bld</th><th>bld</th><th></th><th>н</th><th>M</th><th>Μ</th></th<>		9		ld	Id	DId	old	Ы	DId	Ы	old	bld	Ы	bld	bld		н	M	Μ
WPLAB** C17 Complex         I		>	>	>	>	>	>	>	>	>	>	>	>	>	>				
WPLAB-0 C18 Complex         ×													>	>					
MPASAWNELINK         (*) <t< th=""><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>&gt;</th><th></th><th></th><th></th><th></th></t<>															>				
MPLAB <sup>nd</sup> CE         (*) <th< th=""><th></th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th></th><th></th></th<>		>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>		
PICMASTERPCE         × <t< th=""><th></th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>**`</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th></th><th></th><th></th><th></th></t<>		>	>	>	>	>	**`	>	>	>	>	>	>	>	>				
CEPCF*Low-Cost         ×		>	>	>	>	>		>	>	>		>	>	>					
MPLAB-ICD In-Circuit Debugger         *		>		>	>	>		>	>	>	<u> </u>	>							
PICSTART®Hus         · <t< th=""><th></th><th></th><th></th><th></th><th>*</th><th></th><th></th><th>*</th><th></th><th></th><th>&gt;</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></t<>					*			*			>								
Pro MATE® II     Universal Programmer     For MATE® II     Universal Programmer     Sunce     Sunc     Sunce     Sunce		>	>	~	>	>	**^	>	>	>	>	>	>	>	~				
SIMICE $\checkmark$ <t< th=""><th></th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>** ⁄</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th>&gt;</th><th></th><th></th></t<>		>	>	>	>	>	** ⁄	>	>	>	>	>	>	>	>	>	>		
PICDEM-1 $\checkmark$	SIMICE	>	_	>															
PICDEM-2 $\checkmark$ $\sim$ $\sim$ $\sim$	PICDEM-1			>		>		+		>			>						
PICDEM:3         PICDEM:3         PICDEM:3         PICDEM:14         V <th< th=""><th>PICDEM-2</th><th></th><th></th><th></th><th>+</th><th></th><th></th><th>+</th><th></th><th></th><th></th><th></th><th></th><th></th><th>&gt;</th><th></th><th></th><th></th><th></th></th<>	PICDEM-2				+			+							>				
PICDEM-14A         、         <												>							
PICDEM-17         Image: Constraint of the state of			>																
KEELQ0® Evaluation Kit         Image: Constraint of the state of														>					
KEELoa Transponder Kit <th></th> <th>~</th> <th></th> <th></th>																	~		
																	~		
																		~	
																		~	
13.56 MHz Anticollision microID Developer's Kit																		>	
	13.56 MHz Anticollision microlD Developer's Kit											<u> </u>						>	
MCP2510 CAN Developer's Kit	MCP2510 CAN Developer's Kit																		>

© 1999 Microchip Technology Inc.



NOTES:


### 21.0 ELECTRICAL CHARACTERISTICS

#### Absolute Maximum Ratings <sup>(†)</sup>


Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	
Voltage on VDD with respect to Vss	0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Voltage on RA4 with respect to Vss	0V to +8.5V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	
Maximum current into VDD pin	250 mA
Input clamp current, Iк (VI < 0 or VI > VDD)	±20 mA
Output clamp current, Ioк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTE (Note 3) (combined)	200 mA
Maximum current sourced by PORTA, PORTB, and PORTE (Note 3) (combined)	200 mA
Maximum current sunk by PORTC and PORTD (Note 3) (combined)	200 mA
Maximum current sourced by PORTC and PORTD (Note 3) (combined)	200 mA
Note 1: Power dissipation is calculated as follows:	
$Pdis = VDD x \{IDD - \sum IOH\} + \sum \{(VDD-VOH) x IOH\} + \sum (VOI x IOL)$	

- **Note 2:** Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP pin, rather than pulling this pin directly to Vss.
- Note 3: PORTD and PORTE not available on the PIC18C2X2 devices.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.







DC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}\mbox{C} \leq \mbox{TA} \leq +85^{\circ}\mbox{C for industrial} \\ -40^{\circ}\mbox{C} \leq \mbox{TA} \leq +125^{\circ}\mbox{C for extended} \end{array}$					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions		
D001	Vdd	Supply Voltage	4.2		5.5	V	[		
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	1.5	—	—	V			
D003	VPOR	VDD Start Voltage to ensure internal Power- on Reset signal		—	0.7	V	See section on Power-on Reset for details		
D004	Svdd	VDD Rise Rate to ensure internal Power- on Reset signal	0.05		- <	V/ms	See section on Rower-on Reset for details		
D005	VBOR	Brown-out Reset Voltage BORV1:BORV0 = 1x BORV1:BORV0 = 0 BORV1:BORV0 = 00	N;A., 4.2 4.5		N.A. 4.46 4.78	>>>	Not in operating voltage range of device		
D010 D010A	IDD	Supply Current <sup>(2,4)</sup>			TBD TBD	mΑ μΑ	XT, RC, RCIO osc configurations Fosc = 4 MHz, VDD = 4.2V LP osc configuration		
D010C		2	_	—	45	mA	Fosc = 32 kHz, VDD = 4.2V EC, ECIO osc configurations, Fosc = 40 MHz, VDD = 5.5V		
D013	$) \setminus ($		—	—	50	mA	HS osc configurations Fosc = 25 MHz, VDD = 5.5V		
D013					50	mA	HS + PLL osc configuration Fosc = 10 MHz, VDD = 5.5V		
D014					TBD TBD	μΑ μΑ	OSCB osc configuration Fosc = 32 kHz, VDD = 4.2V Fosc = 32 kHz, VDD = 4.2V, 25°C		

#### 21.1 DC Characteristics: PIC18CXX2 (Industrial, Extended)

Legend: Shading of rows is to assist in readability of the table.

- **Note 1:** This is the limit to which VDD can be lowered in SLEEP mode or during a device reset without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD MCLR = VDD; WDT enabled/disabled as specified.

- **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, ...).
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

#### 21.1 DC Characteristics: PIC18CXX2 (Industrial, Extended) (cont'd)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
							$-40^{\circ}C \le TA \le +125^{\circ}C$ for extended	
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions	
	IPD	Power-down Current <sup>(3)</sup>						
D020			_	<1	TBD	μA	VDD = 4.2V, -40°C to +85°C	
			—	—	36		VDD = 5.5V, -40°C to +85°C	
D020A					TBD	μΑ	VDD = 4.2V, 25°C	
D021B			—	<tbd< td=""><td>TBD</td><td>μA</td><td>VDD = 4.2V, -40°C to +125°C</td></tbd<>	TBD	μA	VDD = 4.2V, -40°C to +125°C	
			—	—	42		VDD = 5.5V, -40°C to +125°C	
		Module Differential Current						
D022	ΔIWDT	Watchdog Timer	_		25	μA	$VDD = 5.5V, -40^{\circ}C$ to $+85^{\circ}C$	
			—	—	TBD	μΑ <	$V_{QD} = 5.5V_{\gamma}^{2} - 40^{\circ}C_{\gamma}$ to $+125^{\circ}C_{\gamma}$	
			—		TBD	μA	VDR = 42V, 25°C	
D022A	$\Delta$ IBOR	Brown-out Reset		_	50	μA	VDD = 5.5V, -40°C to +85°C	
			—	$\rightarrow$	TBD	, μλγ ∕	VDD = 5.5V, -40°C to +125°	
				+'	<u>́двþ</u>	\μA	VDD = 4.2V, 25°C	
D022B	$\Delta$ Ilvd	Low Voltage Detect	$\left  \left< \right> \right>$	A	TBD	∖ µA ັ	VDD = 4.2V, -40°C to +85°C	
		$\langle \rangle$	$\backslash \rightarrow$	$\mathbb{A}$	\ <u></u> tβĎ		VDD = 4.2V, -40°C to +125°C	
			$( \neq )$	$\mathcal{H}$	TĚD	μA	VDD = 4.2V, 25°C	
D025	ΔIOSCB	Timer1 Oscillator	$\backslash - \backslash$	$\searrow$	TBD	μA	VDD = 4.2V, -40°C to +85°C	
			$\checkmark$	—	TBD	μA	VDD = 4.2V, -40°C to +125°C	
			2-	—	TBD	μA	VDD = 4.2V, 25°C	

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which Voo can be lowered in SLEEP mode or during a device reset without losing RAM

The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

 $\sqrt{OSC1}$  = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD MCLR = VDD; WDT enabled/disabled as specified.

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, ...).
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

DC CHARACTERISTICS				Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions		
	Vdd	Supply Voltage							
D001			2.5		5.5	V	HS, XT, RC and LP osc mode 🦯		
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	1.5	—	—	V			
D003	VPOR	VDD Start Voltage to ensure internal Power- on Reset signal	_		0.7	V	See section on Power-on Reset for details		
D004	Svdd	VDD Rise Rate to ensure internal Power- on Reset signal	0.05	_	_	V/ms	See section on Power-on Reset for details		
	VBOR	Brown-out Reset Voltage				7/			
D005		BORV1:BORV0 = 11	2.5	$\overline{1}$	2.66	\ \v \			
		BORV1:BORV0 = 10	<u>_2.X</u>	$V \neq l$	12.86	V			
		BORV1:BORV0 = 01	42	$\left( \mathcal{H} \right)$	4,46	V			
	-	BORV1:BORV0 = 00	4.5	$\rightarrow$	4.78	V			
D010	IDD	Supply Current <sup>(2,4)</sup>	$\mathcal{A}$	-	4	mA	XT, RC, RCIO osc configurations FOSC = 4 MHz, VDD = 2.5V		
D010A			_	—	48	μA	LP osc configuration Fosc = 32 kHz, VDD = 2.5V		
D010C			—	—	45	mA	EC, ECIO osc configurations, Fosc = 40 MHz, VDD = 5.5V		
D013	$\mathbb{P}^{\setminus}$		_	_	TBD 50	mA mA	HS osc configurations Fosc = 6 MHz, VDD = 2.5V Fosc = 25 MHz, VDD = 5.5V		
D013			—	_	50	mA	HS + PLL osc configuration Fosc = 10 MHz, VDD = 5.5V		
D014			_		48 TBD	μΑ μΑ	Timer1 osc configuration Fosc = 32 kHz, VDD = 2.5V Fosc = 32 kHz, VDD = 2.5V, 25°C		

#### 21.2 DC Characteristics: PIC18LCXX2 (Industrial)

Legend: Shading of rows is to assist in readability of the table.

- **Note 1:** This is the limit to which VDD can be lowered in SLEEP mode or during a device reset without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
    - The test conditions for all IDD measurements in active operation mode are:
    - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
    - $\overline{MCLR} = VDD$ ; WDT enabled/disabled as specified.
  - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, ...).
  - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

#### 21.2 DC Characteristics: PIC18LCXX2 (Industrial) (cont'd)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial				
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
D020	IPD	Power-down Current <sup>(3)</sup>		<2.5 —	5 36 TBD	μΑ μΑ μΑ	VDD = 2.5V, -40°C to +85°C VDD = 5.5V, -40°C to +85°C VDD = 2.5V, 25°C
		Module Differential Current					
D022	ΔIWDT	Watchdog Timer			12 25 T₿₽∖	μA μA μA Γ	VDp = 2.5V VpD = 5.5V $VDa = 2.5V/25^{\circ}C$
D022A	$\Delta$ IBOR	Brown-out Reset		Ţ,	50 TBD	μA μA	VDD = 5.5V VDD = 2.5V, 25°C
D022B	$\Delta$ ILVD	Low Voltage Detect	$\overline{\langle}$	f	50 TBD	μA μA	VDD = 2.5V VDD = 2.5V, 25°C
D025	Alosce	Timer1 oscillator	$\left  \frac{1}{2} \right $	Þ)	J3 TBD	μA μA	VDD = 2.5V VDD = 2.5V, 25°C

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which WDD can be lowered in SLEEP mode or during a device reset without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

QSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD

 $\overline{M}$  CLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, ...).

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

DC CH	ARACTE		$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions			
	VIL	Input Low Voltage							
		I/O ports:							
D030		with TTL buffer	Vss	0.15Vdd	V	Vdd < 4.5V			
D030A			—	0.8	V	$4.5V \leq VDD \leq 5.5V$			
D031		with Schmitt Trigger buffer	Vss	0.2Vdd	V	$\frown$			
		RC3 and RC4	Vss	0.3Vdd	V				
D032		MCLR	Vss	0.2Vdd	V				
D032A		OSC1 (in XT, HS and LP modes) and T1OSI	Vss	0.3Vdd	V				
D033		OSC1(in RC mode) <sup>(1)</sup>	Vss	0.2Vpd	M				
	Viн	Input High Voltage		$\sim$ //		$\sim$			
		I/O ports:	$\land$	$\langle \rangle \rangle$					
D040		with TTL buffer	0.25VD0+	( KDD	V	Vdd < 4.5V			
D040A			0.8V 2.0	VDD	V	$4.5V \le VDD \le 5.5V$			
D041		with Schmitt Trigger buffer RC3 and RC4	0.8VDD 0.7VDD	Vdd Vdd	V V				
D042		MCLR	0.8Vdd	Vdd	V				
D042A		OSC1 (in XT, HS and LP modes) and J1QSI	0.7Vdd	Vdd	V				
D043		OSCT (RC, mode) <sup>(1)</sup>	0.9Vdd	Vdd	V				
D050	(VHYs)	Hysteresis of Schmitt Trigger Inputs	TBD	TBD	V				
		Input Leakage Current <sup>(2,3)</sup>							
D060	$\searrow$	I/O ports	—	±1	μΑ	Vss ≤ VPıN ≤ VDD, Pin at hi-impedance			
D061		MCLR	—	±5	μΑ	$Vss \le VPIN \le VDD$			
D063		OSC1	—	±5	μA	$Vss \leq VPIN \leq VDD$			
	IPU	Weak Pull-up Current							
D070	Ipurb	PORTB weak pull-up current	50	400	μA	VDD = 5V, VPIN = VSS			

#### 21.3 DC Characteristics: PIC18CXX2 (Industrial, Extended) and PIC18LCXX2 (Industrial)

**Note 1:** In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PICmicro be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

#### 21.3 DC Characteristics: PIC18CXX2 (Industrial, Extended) and PIC18LCXX2 (Industrial) (cont'd)


· · · · · · · · · · · · · · · · · · ·					s (unless otherwise stated) $C \leq TA \leq +85^{\circ}C$ for industrial $C \leq TA \leq +125^{\circ}C$ for extended	
Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions
	Vol	Output Low Voltage				1
D080		I/O ports	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C
D080A			_	0.6	V	IOL = 7.0  mA,  VDD = 4.5V, -40°C to + $125$ °C
D083		OSC2/CLKOUT (RC mode)	—	0.6	V	IOL = 1.6  mÅ, VDB = 4.5  V, -40°G to +85°G
D083A			—	0.6	×/	OL  = 1.2  mA, VDD = 4.5V, -40 °C to +125°C
	Voн	Output High Voltage <sup>(3)</sup>		$ \land \ $	$\mathbb{N}$	$\backslash \sqcup$
D090		I/O ports	VDD - 0.7	$\left( \left( + \right) \right)$	V)	HOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C
D090A		$\sim$	VDD 40.7		V	IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C
D092		OSC2/CLKOUT (RC mode)	VDD - 0.7	<u> </u>	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C
D092A			VDD - 0.7	—	V	IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C
D150	VOD	Open-drain High Voltage	—	7.5	V	RA4 pin
D101	CIO	Capacitive Loading Specs on Output Pins All I/O pins and OSC2 (in RC mode)	_	50	pF	To meet the AC Timing Specifications
D102	Св	SCL, SDA	—	400	pF	In I <sup>2</sup> C mode

**Note 1:** In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PICmicro be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

#### FIGURE 21-3: LOW-VOLTAGE DETECT CHARACTERISTICS



#### TABLE 21-1: LOW VOLTAGE DETECT CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended								
Param No.	Symbol	Characteristic		Min	Max	Units	Conditions	
D420	Vlvd	LVD Voltage	LVV<3:0> = 0100	2.5	2.66	V		
		, C	LVV<3:0> = 0101	1851	2.86	V		
			LVV<3:0>=6170	2,8	2.98	V		
			LVV53:0>定付出社	> 3.0	3.2	V		
			LVV<3:0>/=/1000	3.3	3.52	V		
			LVV<3:0>=1001	3.5	3.72	V		
			LVV<3:0> = 1010	3.6	3.84	V		
			LVV<3:0> = 1011	3.8	4.04	V		
		L12412	LVV<3:0> = 1100	4.0	4.26	V		
		$b) \setminus \langle \vee \rangle$	LVV<3:0> = 1101	4.2	4.46	V		
			LVV<3:0> = 1110	4.5	4.78	V		

#### TABLE 21-2: EPROM PROGRAMMING REQUIREMENTS

DC CHA	RACTE	RISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +40^{\circ}C$					
Param. No.	Sym	Characteristic	Min	Мах	Units	$\sim$	Conditions	
		Internal Program Memory Programming Specs (Note 1)					2	
D110	Vpp	Voltage on MCLR/VPP pin	12.75	13.25	X	Note 2		
D111	VDDP	Supply voltage during	4.75	5.25		$\mathbf{Y}$		
		programming		$\langle \rangle$	15	~		
D112	IPP	Current into MCLR/VPP pin	-~ {	\ \50	ΜA			
D113	IDDP	Supply current during programming		30	mA			
D114	TPROG	Programming pulse width	1 400-1	1000	μs	Terminated interrupt or a	via internal/external a reset	
D115	TERASE	EPROM erase time	27			•		
		Device operation 3V	4	—	hrs			
		Device operation $\geq$ 3V	TBD	—	hrs			

Note 1: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC18CXXX Programming Specifications (Literature number TBD).

2: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

#### 21.4 AC (Timing) Characteristics

#### 21.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2p	S	3. Tcc:s⊤	(I <sup>2</sup> C specifications only)
2. TppS		4. Ts	(I <sup>2</sup> C specifications only)
Т			
F	Frequency	Т	Time
Lowerca	se letters (pp) and their meanings:		
рр			
СС	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	ТОСКІ
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
	se letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I <sup>2</sup> C only			
AA	output access	High	High
BUF	Bus free	Low	Low
Tcc:st (	<sup>12</sup> C specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		

© 7/99 Microchip Technology Inc.


#### 21.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 21-3 apply to all timing specifications unless otherwise noted. Figure 21-4 specifies the load conditions for the timing specifications.

#### TABLE 21-3: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC


	Standard Operating Conditions (unless otherwise stated)						
	Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial						
AC CHARACTERISTICS	$-40^{\circ}C \leq TA \leq +125^{\circ}C$ for extended						
	Operating voltage VDD range as described in DC spec Section 21.1 and Section 21.2.						
	LC parts operate for industrial temp's only.						

#### FIGURE 21-4: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



### 21.4.3 TIMING DIAGRAMS AND SPECIFICATIONS





Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
1A	Fosc	External CLKIN	DC	40	MHz	XT 0osc
		Frequency <sup>(1)</sup>	DC	40	MHz	HS osc
			4	10	MHz	HS + PL osc
			DC	40	kHz	LROSC
			DC	40	MHz	
		Oscillator Frequency <sup>(1)</sup>	DC	4	MHz	RC osc ∨
			0.1	4	MŲZ	XT OSC
			4	25	MHZ	HS osc
			4	<\10\L	MHz`	HS + PLL osc
			5	200 5	kHz	LP osc mode
1	Tosc	External CLKIN Period <sup>(1)</sup>	250		ns	XT and RC osc
			<u>\</u> 40 \ \	$\rightarrow -$	ns	HS osc
			100	_	ns	HS + PLL osc
		////	1 5	—	μs	LP osc
			5 5	_	ns	EC
		Oscillator Period <sup>(1)</sup>	250	—	ns	RC osc
			250	10,000	ns	XT osc
			100	10,000	ns	HS osc
			40	100	ns	HS + PLL osc
	$\sum \sum$	$\sim$	5	—	μs	LP osc
2	Jch //	Instruction Cycle Time <sup>(1)</sup>	100	—	ns	TCY = 4/FOSC
3	TosL,	External Clock in (OSC1)				
$\backslash$	TosH	High or Low Time	30	—	ns	XT osc
			2.5	—	μs	LP osc
			10	—	ns	HS osc
4	TosR,	External Clock in (OSC1)	—	20	ns	XT osc
	TosF	Rise or Fall Time	—	50	ns	LP osc
			—	7.5	ns	HS osc


<b>TABLE 21-4</b> :	<b>EXTERNAL CLOCK TIMING REQUIREMENTS</b>

**Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

### TABLE 21-5: PLL CLOCK TIMING SPECIFICATION (VDD = 4.2V - 5.5V)

Param No.	Symbol	Characteristic	Min	∽ Max	Units	Conditions
		PLL Start-up Time (Lock Time)		2	ms	
	ΔCLK	CLKOUT Stability (Jitter) using PLL	-2	+2	%	
		PREL				







Param. No.	Symbol	Characteris	stic	Min	Тур	Max	Units	Conditions
10	TosH2ckL	OSC1↑ to CLKOUT↓		_	75	200	ns	(1)
11	TosH2ckH	OSC1 <sup>↑</sup> to CLKOUT <sup>↑</sup>			75	200	ns	(1)
12	TckR	CLKOUT rise time		—	35 <	106	\√ns	(1)
13	TckF	CLKOUT fall time		— r	35	100	ns	(1)
14	TckL2ioV	CLKOUT ↓ to Port out v	/alid	$\overline{}$	$\mathcal{F}$	0.5.7CY + 20	ns	(1)
15	TioV2ckH	Port in valid before CLK	OUT ↑	0,25TCY+25		<u> </u>	ns	(1)
16	TckH2iol	Port in hold after CLKO	UT↑ (	1/2/	R	_	ns	(1)
17	TosH2ioV	OSC1 <sup>↑</sup> (Q1 cycle) to Pe	ort out valid, 🔪	$VH \sim$	50	150	ns	
18	TosH2iol	OSC1 <sup>↑</sup> (Q2 cycle) to	PIC18CXXX	100	_	_	ns	
18A		Port input invalid (I/O in hold time)	PIC18LCXXX	200	_	_	ns	
19	TioV2osH	Port input valid to OSC (I/O in setup time)		0	_	_	ns	
20	TioR	Port-output rise time	PIC18CXXX	_	10	25	ns	
20A	<		PIC18LCXXX			60	ns	
21	TioF	Port output fall time	PIC18CXXX		10	25	ns	
21A	$\langle \bigcirc \rangle$		PIC18LCXXX	_		60	ns	
22††	TINP	INT pin high or low time		Тсү		_	ns	
23††	TRBP	RB7:RB4 change INT high or low time		Тсү	_	_	ns	
24††	TRCP	RC7:RC4 change INT h	high or low time	20			ns	

#### TABLE 21-6: CLKOUT AND I/O TIMING REQUIREMENTS


††These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.






#### FIGURE 21-8: BROWN-OUT RESET TIMING



## TABLE 21-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS Image: Comparison of the second sec

Param. No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2		$\checkmark$ –	μs	
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)		18	33	ms	
32	Tost	Oscillation Start-up Timer Region	1024Tosc		1024Tosc		Tosc = OSC1 period
33	TPWRT	Power up Timer Period	28	72	132	ms	
34	Tıoz	I/O Hi-impedance from MOLR Low or Watchdog Timer Reset	_	2	—	μs	
35	TBOR	Brown-out Reset Pulse Width	200		—	μs	$VDD \le BVDD$ (See D005)
36	TIVRST	Time for Internal Reference Voltage to become stable		20	50	μs	


### FIGURE 21-9: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



Param No.	Symbol		Characteris	tic	Min	Max	Units	Conditions
40	Tt0H	T0CKI H	ligh Pulse Width	No Prescaler	0.5Tcy + 20	—	ns	
				With Prescaler	10	—	ns	
41	Tt0L	T0CKI L	ow Pulse Width	No Prescaler	0.5Tcy + 20	_	ns	
				With Prescaler	10	_	ns	
42	Tt0P	T0CKI P	eriod	No Prescaler	Tcy + 10	$\langle \rangle$	ns	
				With Prescaler	Greater of:	$\langle \downarrow \rangle$	ns	N = prescale
					20 ns or <u>Tcy ∉ 40</u>		$\searrow$	value
						$\sum \nabla$		(1, 2, 4,, 256)
45	Tt1H	T1CKI	Synchronous, no		0.5TCY + 20	<u> </u>	ns	
		High	Synchronous,	PIC18CXXX	1/10ª/V	—	ns	
		Time	with prescaler	PIC18LCXXX	\\\25~	—	ns	
			Asynchronous	PIC18CXXX	30	—	ns	
				P(IC18LCXXX)	50	—	ns	
46	Tt1L	T1CKI	Synchronous, no	prescaler	0.5TCY + 5	_	ns	
		Low	Synchronous,	PIC18CXXX	10	_	ns	
		Time	with presealer	PIC18LCXXX	25	—	ns	
			Asynchronous	PIC18 <b>C</b> XXX	30	_	ns	
			$ \langle \rangle $	PIC18LCXXX	TBD	TBD	ns	
47	Tt1P	TICKI <	Synchronous		Greater of:	—	ns	N = prescale
		input 🔪	>		20 ns or <u>Tcy + 40</u>			value
		period			N			(1, 2, 4, 8)
	\\	$\checkmark$	Asynchronous		60	—	ns	
	Ft1	T1CKI o	scillator input freq	uency range	DC	50	kHz	
48	Tcke2tmrl	Delay fro timer inc	om external T1CK rement	I clock edge to	2Tosc	7Tosc	_	

TABLE 21-8:	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS


### FIGURE 21-10: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)



### TABLE 21-9: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Param. No.	Symbol	CI	naracteristi	C	Min	Max	Units	Conditions
50	TccL	CCPx input low	No Presca	ler	0.5TCY + 20	$\overline{\mathbf{n}}$	ns	
		time	With	PIC18CXXX	5 Mg V	~ <u> </u>	ns	
			Prescaler	PIC18LCXXX	20	_	ns	
51	TccH	CCPx input	No Presca	ler	0.5TCY + 20	_	ns	
		high time	With	PIC18CXXX	> 10	_	ns	
			Prescalet	PIC18LCXXX	20	_	ns	
52	TccP	CCPx input peri	⊃d	IDr	<u>3Tcy + 40</u>	_	ns	N = prescale
			$> \setminus \setminus \land$	$\lor$	N			value (1,4 or 16)
53	TccR	CCPx output fall	time	PIC18CXXX	_	25	ns	
				PIC18LCXXX	_	45	ns	
54	TccF	CCPx output fall	time	PIC18CXXX	_	25	ns	
				PIC18LCXXX	_	45	ns	
		$\langle \rangle$						


### FIGURE 21-11: PARALLEL SLAVE PORT TIMING (PIC18C4X2)



Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
62	TdtV2wrH	Data in valid before WR↑ or CS↑ _ <	20		ns	
		(setup time)	25	—	ns	Extended Temp range
63	TwrH2dtl	$\overline{WR}^{\uparrow}$ or $\overline{CS}^{\uparrow}$ to data-in invalid Ric 18CXXX	20	_	ns	
		(hold time)	35	_	ns	
64	TrdL2dtV	$\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data-out valid		80	ns	
				90	ns	Extended Temp range
65	TrdH2dtl	RD or CS to data-out invalid	10	30	ns	
66	TibfINH	hhibit of the IBF flag bit being cleared from WR↑ or CS↑		3Тсү		

### TABLE 21-10: PARALLEL SLAVE PORT REQUIREMENTS (PICt 8C 4X2)

### FIGURE 21-12: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)




### TABLE 21-11: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param. No.	Symbol	Characteristic		Min	Мах	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input		Тсү		ńs	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	$( \uparrow )$	nş \	
71A		(slave mode)	Single Byte	40 🔨	25	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcx + 30	$\langle - \rangle$	≥ ns	
72A		(slave mode)	Single Byte	$ 40\rangle$	$\searrow$	ns	Note 1
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to	SCK edge	100	—	ns	
73A	Тв2в	Last clock edge of Byte1 to the Byte2	1st clock edge of	1.5Tcy + 40	—	ns	Note 2
74	TscH2diL, TscL2diL	Hold time of SDI data input to	SCKedge	100	—	ns	
75	TdoR	SDO data output rise time	PIC18CXXX	_	25	ns	
			PIC18LCXXX	_	45	ns	
76	TdoF	SDO-data output fall time	·		25	ns	
78	TscR	SCK output rise time	PIC18CXXX	—	25	ns	
		(master mode)	PIC18LCXXX	—	45	ns	
79	Tscf	SCK output fall time (master m	—	25	ns		
80	TscH2doV,	SDO data output valid after	PIC18CXXX		50	ns	
	TscL2doV	SCK edge	PIC18LCXXX	—	100	ns	

**Note 1:** Requires the use of Parameter # 73A.


### FIGURE 21-13: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)



### TABLE 21-12: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characterist	ic	Min	Max	Units	Conditions
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	_	ns.	
71A		(slave mode)	Single Byte	40	$\langle$	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	$\sum$	ns	
72A		(slave mode)	Single Byte	40 \		ns	Note 1
73	TdiV2scH, TdiV2scL	Setup time of SDI data input t	o SCK edge	100	$\langle \gamma \rangle$	ns	
73A	Тв2в	Last clock edge of Byte1 to the Byte2	e 1st clock edge of	1.5TCY 740		ns	Note 2
74	TscH2diL, TscL2diL	Hold time of SDI data input to	SCK edge	100	_	ns	
75	TdoR	SDO data output rise time 🔪	PIC 18CXXX	_	25	ns	
			RIC18LCXXX		45	ns	
76	TdoF	SDO data output fall time	$\bigtriangledown$	—	25	ns	
78	TscR	SCK output rise time	PIC18CXXX	—	25	ns	
		(master mode)	PIC18LCXXX		45	ns	
79	TscF	SCK putput fall time (master n	node)	_	25	ns	
80	TscH2doV,	SDO data output valid after	PIC18CXXX	—	50	ns	
	TscL2doV	SCK edge	PIC18LCXXX		100	ns	
81	TdoV2scH, TdoV2scL	SDO data output setup to SCI	K edge	Тсү	_	ns	


**Note 1:** Requires the use of Parameter # 73A.



### TABLE 21-13: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING (CKE = 0))

Parm. No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input	Тсү		ns		
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	$\langle \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$	√ns	
71A		(slave mode)	Single Byte	40	$\mathcal{A}$	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcy + 30		ns	
72A		(slave mode)	Single Byte	40	$( \rightarrow )$	ns	Note 1
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK e	100	~_	ns		
73A	Тв2в	Last clock edge of Byte1 to the 1st clo	1,5 <b>∓</b> cy + 40	_	ns	Note 2	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK ec	100	_	ns		
75	TdoR	SDO data output rise time	Pid 18 CXXX	—	25	ns	
			PIC18LCXXX		45	ns	
76	TdoF	SDO data output fall time		—	25	ns	
77	TssH2doZ	SS1 to SDO output hi-impedance		10	50	ns	
78	TscR	SCK output rise time	PIC18CXXX	—	25	ns	
		(master mode)	PIC18LCXXX		45	ns	
79	TscF	SCK output fall>time (master mode)	•	_	25	ns	
80	TscH2doV,	8DO data output valid after SCK	PIC18CXXX		50	ns	
	TscL2doV	edge	PIC18LCXXX		100	ns	
83	TscH2ssH, TscL2ssH	उँडे ↑ after SCK edge	•	1.5Tcy + 40		ns	

**Note 1:** Requires the use of Parameter # 73A.




### TABLE 21-14: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Parm. No.	Symbol	Characteristic	Characteristic			Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ input		Тсү		ns	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	$\langle \cdot \rangle$	ns	
71A		(slave mode)	Single Byte	40	/	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25T&Y + 30	<u> </u>	ns	
72A		(slave mode)	Single Byte	40	$\searrow$	ns	Note 1
73A	Тв2в	Last clock edge of Byte1 to the 1st of	clock edge of Byte2	15TCX + 40		ns	Note 2
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK	edge	100	_	ns	
75	TdoR SDO data output rise time		PIC18CXXX	—	25	ns	
				45	ns		
76	TdoF	SDO data output fall time 🤨 🔪	VII -	—	25	ns	
77	TssH2doZ	SS↑ to SDO output hi-impedance	$\langle \nabla \rangle$	10	50	ns	
78	TscR	SCK output rise time	PIC18 <b>C</b> XXX	—	25	ns	
		(master møde)	PIC18LCXXX	—	45	ns	
79	TscF	SCK output (all time (master mode)		—	25	ns	
80	TscH2doV,	SDO data output valid after SCK	PIC18CXXX	—	50	ns	
	TscL2do√	edge	PIC18LCXXX	—	100	ns	
82	TssL2doV/	SDO data output valid after $\overline{SS}\downarrow$	PIC18CXXX		50	ns	
		edge	PIC18LCXXX		100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	—	ns	

**Note 1:** Requires the use of Parameter # 73A.


### FIGURE 21-16: I<sup>2</sup>C BUS START/STOP BITS TIMING



Parm. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
90	TSU:STA	START condition	100 kHz mode	AZOO		ns	Only relevant for repeated
		Setup time	400 kHz mode	600	_		START condition
91	THD:STA	START condition	100 kHz mode	~ 4000	_	ns	After this period the first
		Hold time	400 kHz mode	600	_		clock pulse is generated
92	TSU:STO	STOP condition	100 kHz mode	4700	_	ns	
		Setup time	400 kHz mode	600	_		
93	THD:STO	STOP condition	100 kHz mode	4000	_	ns	
		Hold time $\checkmark$	400 kHz mode	600	_		

## TABLE 21-15: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

### FIGURE 21-17: I<sup>2</sup>C BUS DATA TIMING




### TABLE 21-16: I<sup>2</sup>C BUS DATA REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Characte	eristic	Min	Max	Units	Conditions
100	Тнідн	Clock high time	100 kHz mode	4.0	_	μs	PIC18CXXX must operate at a minimum of 1.5 MHz
		$\square$	400 kHz mode	0.6		μs	PIC18CXXX must operate at a minimum of 10 MHz
			SSP Module	1.5Tcy	_		
101	I01 TLOW	Clock low time	100 kHz mode	4.7	_	μs	PIC18CXXX must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	_	μs	PIC18CXXX must operate at a minimum of 10 MHz
			SSP Module	1.5TCY	_		
102		SDA and SCL rise	100 kHz mode	_	1000	ns	
	$\square$	time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF
103	TF	SDA and SCL fall	100 kHz mode		300	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF
90	TSU:STA	START condition	100 kHz mode	4.7	_	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6	_	μs	START condition
91	THD:STA	START condition hold	100 kHz mode	4.0	_	μs	After this period the first clock
		time	400 kHz mode	0.6	_	μs	pulse is generated
106	THD:DAT	Data input hold time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data input setup time	100 kHz mode	250	—	ns	Note 2
			400 kHz mode	100	—	ns	
92	TSU:STO	STOP condition	100 kHz mode	4.7	—	μs	_
		setup time	400 kHz mode	0.6		μs	
109	ΤΑΑ	Output valid from	100 kHz mode	—	3500	ns	Note 1
		clock	400 kHz mode	—		ns	
110	TBUF	Bus free time	100 kHz mode	4.7	—	μs	Time the bus must be free
			400 kHz mode	1.3	—	μs	before a new transmission can start
D102	Cb	Bus capacitive loading		—	400	pF	

**Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode I<sup>2</sup>C bus device can be used in a standard-mode I<sup>2</sup>C bus system, but the requirement tsu;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line. TR max. + tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I<sup>2</sup>C bus specification) before the SCL line is released.


### FIGURE 21-18: MASTER SSP I<sup>2</sup>C BUS START/STOP BITS TIMING WAVEFORMS



Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
90	TSU:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1)	52-7	$\mathbf{b}$	Only relevant for
		Setup time	400 kHz mode	2(Tosc)(BRG + 1)	$\rightarrow$	ns	repeated START
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG)	> —		condition
91	THD:STA	START condition	100 kHz mode	2(TOSC)(BRG + 1)	—		After this period the
		Hold time	400 kHz mode	$2(T_OSC)(BRG + 1)$	—	ns	first clock pulse is
			1 MHz mode	2(Tosc)(BRG + 1)			generated
92	Tsu:sto	STOP condition	100 kHz mode	2(Tosc)(BRG + 1)	—		
		Setup time	400 kHz mode	2(Tosc)(BRG + 1)		ns	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	—		
93	THD:STO	STOP condition	100 kHz mode	2(Tosc)(BRG + 1)			
		Hold time	400 kHz mode	2(Tosc)(BRG + 1)		ns	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	—		

**Note 1:** Maximum pin capacitance = 10 pF for all I<sup>2</sup>C pins.






Param. No.	Symbol	Characteristic		Min	$\bigwedge$	Max	Units	Conditions
100	Thigh	Clock high time	100 kHz mode	2(Tosc)(BR		+	ms	
			400 kHz mode	2(Tosc)(BR		$\backslash \downarrow \checkmark$	ms	
			1 MHz mode <sup>(1)</sup>	2(Tòşc)(BR	(G \+ 1)	<u> </u>	ms	
101	TLOW	Clock low time	100 kHz møde	$\frac{1}{2}$	G + 1)	—	ms	
			400 kHz mode	\2((TO\$C)((BR		_	ms	
			1 MHz mode (1)	√2(Tosc)(BR	G + 1)	_	ms	
102	TR	SDA and SCL	100 kHz mode	<u> </u>		1000	ns	Cb is specified to be from
-		rise time	∖400 kHz\mode	20 + 0.1	Cb	300	ns	10 to 400 pF
			MHz mode (1)	_		300	ns	
103	TF	SDA and SCL	100 kHz mode			300	ns	Cb is specified to be from
		fall_time	400 kHz mode	20 + 0.1	Cb	300	ns	10 to 400 pF
		$D \downarrow \setminus \checkmark$	1 MHz mode <sup>(1)</sup>	_		100	ns	
90 /	TSU:STA	START condition	100 kHz mode	2(Tosc)(BR	G + 1)	_	ms	Only relevant for repeated
	$h) \setminus $	setup time	400 kHz mode	2(Tosc)(BR	G + 1)	—	ms	START condition
	$\downarrow / \land$		1 MHz mode <sup>(1)</sup>	2(Tosc)(BR	G + 1)	_	ms	
91	THD:STA	START condition	100 kHz mode	2(Tosc)(BR	G + 1)	—	ms	After this period the first
0.	$\langle \rangle$	hold time	400 kHz mode	2(Tosc)(BR	G + 1)	_	ms	clock pulse is generated
	ľ.		1 MHz mode <sup>(1)</sup>	2(Tosc)(BR	G + 1)	_	ms	
106	THD:DAT	Data input	100 kHz mode	0		_	ns	
		hold time	400 kHz mode	0		0.9	ms	
			1 MHz mode <sup>(1)</sup>	TBD		_	ns	
107	TSU:DAT	Data input	100 kHz mode	250		_	ns	Note 2
		setup time	400 kHz mode	100		_	ns	
			1 MHz mode <sup>(1)</sup>	TBD			ns	
92	Tsu:sto	STOP condition	100 kHz mode	2(Tosc)(BR	G + 1)	—	ms	
		setup time	400 kHz mode	2(Tosc)(BR		—	ms	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BR	G + 1)	_	ms	
109	ΤΑΑ	Output valid from	100 kHz mode			3500	ns	
		clock	400 kHz mode	_		1000	ns	
			1 MHz mode <sup>(1)</sup>	_			ns	
110	TBUF	Bus free time	100 kHz mode	4.7		—	ms	Time the bus must be free
			400 kHz mode	1.3		—	ms	before a new transmis-
			1 MHz mode <sup>(1)</sup>	TBD		—	ms	sion can start
D102	Cb	Bus capacitive loa				400	pF	

### TABLE 21-18: MASTER SSP I<sup>2</sup>C BUS DATA REQUIREMENTS

**Note 1:** Maximum pin capacitance = 10 pF for all I<sup>2</sup>C pins.


2: A fast-mode I<sup>2</sup>C bus device can be used in a standard-mode I<sup>2</sup>C bus system, but parameter #107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line. parameter #102.+ parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz-mode) before the SCL line is released.

### FIGURE 21-20: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING



Param. No.	Symbol	Characteristic	E S	Min	Мах	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)	~n (A)				
		Clock high to data out valid	PIC 18CXXX	_	40	ns	
			PIC18LCXXX	_	100	ns	
121	Tckrf	Clock out rise time and fattaine	PIC18 <b>C</b> XXX	_	20	ns	
			PIC18LCXXX		50	ns	
122	Tdtrf	Data out rise time and fall time	PIC18 <b>C</b> XXX		20	ns	
		Ý	PIC18 <b>LC</b> XXX	_	50	ns	

### FIGURE 21-21: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



### TABLE 21-20: USART SYNCHRONOUS RECEIVE REQUEREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TdtV2ckl	SYNC RCV (MASTER & SLAVE)	10	_	ns	
126	TckL2dtl	Data hold after CK (DT hold time)	15	—	ns	
		BRAL				

### TABLE 21-21: A/D CONVERTER CHARACTERISTICS:

#### PIC18CXX2 (INDUSTRIAL, EXTENDED) PIC18LCXX2 (INDUSTRIAL)


Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
A01	NR	Resolution			10 TBD	bit bit	$VREF = VDD \ge 3.0V$ VREF = VDD < 3.0V
A03	EIL	Integral linearity error	_		<±1 TBD	LSb LSb	Vref = Vdd ≥ 3.0V Vref = Vdd < 3.0V
A04	Edl	Differential linearity error	_		<±1 TBD	LSb LSb	Vref = Vdd ≥ 3.0V Vref = Vdd < <mark>3.</mark> 0V
A05	Efs	Full scale error	_		<±1 TBD	LSb LSb	VREF = ¥DD≥3.0V VREF <del>=</del> VDD<3.0V
A06	EOFF	Offset error	_		<±1 TBD	LSb LSb	VREF = VDD ≥ 3.0V VREF = VDD < 3.0V
A10	—	Monotonicity	g	uarantee	d <sup>(3)</sup>	N	VSS ≤ VAIN ≤ VREF
A20 A20A	Vref	Reference voltage (VREFH - VREFL)	0V 3V		A	JV	For 10-bit resolution
A21	Vrefh	Reference voltage High	AVss	$\sqrt{+}$	AVDD + 0.3V	V	
A22	Vrefl	Reference voltage Low	AVss - 0.3V	$V \neq /$	AVDD	V	
A25	Vain	Analog input voltage	AVSS - Q. 3V	$(H) \rightarrow (H)$	VREF + 0.3V	V	
A30	ZAIN	Recommended impedance of analog voltage source			10.0	kΩ	
A40	IAD	A/D conversion PłC18CXXX current (VDD) PIC18LCXXX	-	180 90		μΑ μΑ	Average current consumption when A/D is on. (Note 1)
A50	IREF	VREF input durrent (Note 2)	10		1000	μΑ	During VAIN acquisition. Based on differential of VHOLD to VAIN. To charge CHOLD see Section 16.0. During A/D conversion cycle

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module. VREF current is from RA2/AN2/VREF- and RA3/AN3/VREF+ pins or AVDD and AVSS pins, whichever is selected as reference input.

**2:** VSS  $\leq$  VAIN  $\leq$  VREF

3: The A/D conversion result either increases or remains constant as the analog input increases.

### FIGURE 21-22: A/D CONVERSION TIMING



2: This is a minimal RC delay (typically 100 nS), which also disconnects the holding capacitor from the analog input.

### TABLE 21-22: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
130	TAD	A/D clock period	PIC18CXXX	1.6	20 <b>(5)</b>	μs	Tosc based, VREF ≥ 3.0V
			PIC18LCXXX		20 <sup>(5)</sup>	μs	Tosc based, VREF full range
			PIC18CXXX	2.0	6.0	(µS)	>A/D RC Mode
			PIC18LCXXX			μs	A/D RC Mode
131	TCNV	Conversion time (not including acquisition	n time) (Note 1)		12	Tad	
132	TACQ	Acquisition time (Note 3		10 15		μs μs	$\begin{array}{l} -40^{\circ}\text{C} \leq \text{Temp} \leq 125^{\circ}\text{C} \\ 0^{\circ}\text{C} \leq \text{Temp} \leq 125^{\circ}\text{C} \end{array}$
135	Tswc	Switching Time from cor	wert $\rightarrow$ sample	_	Note 4		
136	Тамр	Amplifier settling time (A	lofe 2)	1	_	μs	This may be used if the "new" input voltage has not changed by more than 1LSb (i.e. 5 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).

**Note 1:** ADRES register may be read on the following TCY cycle.

- 2: See the Section 16.0 for minimum conditions, when input voltage has changed more than 1 LSb.
- **3:** The time for the holding capacitor to acquire the "New" input voltage, when the voltage changes full scale after the conversion (AVDD to AVSS, or AVSS to AVDD). The source impedance (*Rs*) on the input channels is 50  $\Omega$ .
- **4:** On the next Q4 cycle of the device clock.
- 5: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.



NOTES:

### 22.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Graphs and Tables not available at this time.



NOTES:

### 23.0 PACKAGING INFORMATION


### 23.1 Package Marking Information

Not available at time of printing. Will be made available after definition of QS9000 compliant standard

### 23.2 Package Details

The following sections give the technical details of the packages.





Units			INCHES*		М	ILLIMETERS	6
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.300			7.62	
Number of Pins	n		28			28	
Pitch	р		0.100			2.54	
Lower Lead Width	В	0.016	0.019	0.022	0.41	0.48	0.56
Upper Lead Width	B1 <sup>†</sup>	0.040	0.053	0.065	1.02	1.33	1.65
Shoulder Radius	R	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	С	0.008	0.010	0.012	0.20	0.25	0.30
Top to Seating Plane	А	0.140	0.150	0.160	3.56	3.81	4.06
Top of Lead to Seating Plane	A1	0.070	0.090	0.110	1.78	2.29	2.79
Base to Seating Plane	A2	0.015	0.020	0.025	0.38	0.51	0.64
Tip to Seating Plane	L	0.125	0.130	0.135	3.18	3.30	3.43
Package Length	D‡	1.345	1.365	1.385	34.16	34.67	35.18
Molded Package Width	E‡	0.280	0.288	0.295	7.11	7.30	7.49
Radius to Radius Width	E1	0.270	0.283	0.295	6.86	7.18	7.49
Overall Row Spacing	eB	0.320	0.350	0.380	8.13	8.89	9.65
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15


\* Controlling Parameter.

<sup>†</sup> Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."

Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

JEDEC equivalent: MO-095 AH

### Package Type: 28-Lead Ceramic Dual In-line with Window (JW) - 600 mil




Units		INCHES*			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.600			15.24	
Number of Pins	n		28			28	
Pitch	р	0.098	0.100	0.102	2.49	2.54	2.59
Lower Lead Width	В	0.016	0.019	0.021	0.41	0.47	0.53
Upper Lead Width	B1	0.050	0.058	0.065	1.27	1.46	1.65
Shoulder Radius	R	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	С	0.008	0.010	0.012	0.20	0.25	0.30
Top to Seating Plane	А	0.170	0.185	0.200	4.32	4.70	5.08
Top of Lead to Seating Plane	A1	0.110	0.128	0.146	2.78	3.24	3.70
Base to Seating Plane	A2	0.015	0.035	0.055	0.38	0.89	1.40
Tip to Seating Plane	L	0.125	0.138	0.150	3.18	3.49	3.81
Package Length	D	1.430	1.460	1.490	36.32	37.08	37.85
Package Width	Е	0.514	0.520	0.526	13.06	13.21	13.36
Radius to Radius Width	E1	0.560	0.580	0.600	14.22	14.73	15.24
Overall Row Spacing	eВ	0.610	0.660	0.710	15.49	16.76	18.03
Window Diameter	W	0.270	0.280	0.290	6.86	7.11	7.37

\* Controlling Parameter.

JEDEC equivalent: MO-103 AB

Package Type:	28-Lead Plastic Small Outline (	SO	) – Wide, 300 mil
---------------	---------------------------------	----	-------------------



Units		INCHES*			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.050			1.27	
Number of Pins	n		28			28	
Overall Pack. Height	A	0.093	0.099	0.104	2.36	2.50	2.64
Shoulder Height	A1	0.048	0.058	0.068	1.22	1.47	1.73
Standoff	A2	0.004	0.008	0.011	0.10	0.19	0.28
Molded Package Length	D <sup>‡</sup>	0.700	0.706	0.712	17.78	17.93	18.08
Molded Package Width	E‡	0.292	0.296	0.299	7.42	7.51	7.59
Outside Dimension	E1	0.394	0.407	0.419	10.01	10.33	10.64
Chamfer Distance	Х	0.010	0.020	0.029	0.25	0.50	0.74
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25
Foot Length	L	0.011	0.016	0.021	0.28	0.41	0.53
Foot Angle	φ	0	4	8	0	4	8
Radius Centerline	L1	0.010	0.015	0.020	0.25	0.38	0.51
Lead Thickness	с	0.009	0.011	0.012	0.23	0.27	0.30
Lower Lead Width	В†	0.014	0.017	0.019	0.36	0.42	0.48
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15


\* Controlling Parameter.

<sup>†</sup> Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

 Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."
 JEDEC equivalent: MS-013 AE

DS39026B-page 278

### Package Type: 40-Lead Plastic Dual In-line (P) - 600 mil



Units			INCHES"		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX	
PCB Row Spacing			0.600			15.24		
Number of Pins	n		40			40		
Pitch	р		0.100			2.54		
Lower Lead Width	В	0.016	0.018	0.020	0.41	0.46	0.51	
Upper Lead Width	B1 <sup>†</sup>	0.045	0.050	0.055	1.14	1.27	1.40	
Shoulder Radius	R	0.000	0.005	0.010	0.00	0.13	0.25	
Lead Thickness	С	0.009	0.010	0.011	0.23	0.25	0.28	
Top to Seating Plane	А	0.110	0.160	0.160	2.79	4.06	4.06	
Top of Lead to Seating Plane	A1	0.073	0.093	0.113	1.85	2.36	2.87	
Base to Seating Plane	A2	0.020	0.020	0.040	0.51	0.51	1.02	
Tip to Seating Plane	L	0.125	0.130	0.135	3.18	3.30	3.43	
Package Length	D <sup>‡</sup>	2.013	2.018	2.023	51.13	51.26	51.38	
Molded Package Width	E‡	0.530	0.535	0.540	13.46	13.59	13.72	
Radius to Radius Width	E1	0.545	0.565	0.585	13.84	14.35	14.86	
Overall Row Spacing	eB	0.630	0.610	0.670	16.00	15.49	17.02	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	


\* Controlling Parameter.

<sup>†</sup> Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."

Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

JEDEC equivalent: MS-011 AC






Units		INCHES*			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.600			15.24	
Number of Pins	n		40			40	
Pitch	р	0.098	0.100	0.102	2.49	2.54	2.59
Lower Lead Width	В	0.016	0.020	0.023	0.41	0.50	0.58
Upper Lead Width	B1	0.050	0.053	0.055	1.27	1.33	1.40
Shoulder Radius	R	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	С	0.008	0.011	0.014	0.20	0.28	0.36
Top to Seating Plane	А	0.190	0.205	0.220	4.83	5.21	5.59
Top of Lead to Seating Plane	A1	0.117	0.135	0.153	2.97	3.43	3.89
Base to Seating Plane	A2	0.015	0.035	0.055	0.38	0.89	1.40
Tip to Seating Plane	L	0.135	0.140	0.145	3.43	3.56	3.68
Package Length	D	2.040	2.050	2.060	51.82	52.07	52.32
Package Width	Е	0.514	0.520	0.526	13.06	13.21	13.36
Radius to Radius Width	E1	0.560	0.580	0.600	14.22	14.73	15.24
Overall Row Spacing	eB	0.610	0.660	0.710	15.49	16.76	18.03
Window Diameter	W	0.340	0.350	0.360	8.64	8.89	9.14

\* Controlling Parameter. JEDEC equivalent: MO-103 AC

Package Type: 44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.1 mm Lead Form



Units		INCHES			MILLIMETERS*		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.031			0.80	
Number of Pins	n		44			44	
Pins along Width	n1		11			11	
Overall Pack. Height	А	0.039	0.043	0.047	1.00	1.10	1.20
Shoulder Height	A1	0.015	0.025	0.035	0.38	0.64	0.89
Standoff	A2	0.002	0.004	0.006	0.05	0.10	0.15
Shoulder Radius	R1	0.003	0.003	0.010	0.08	0.08	0.25
Gull Wing Radius	R2	0.003	0.006	0.008	0.08	0.14	0.20
Foot Length	L	0.005	0.010	0.015	0.13	0.25	0.38
Foot Angle	φ	0	3.5	7	0	3.5	7
Radius Centerline	L1	0.003	0.008	0.013	0.08	0.20	0.33
Lead Thickness	С	0.004	0.006	0.008	0.09	0.15	0.20
Lower Lead Width	B†	0.012	0.015	0.018	0.30	0.38	0.45
Outside Tip Length	D1	0.463	0.472	0.482	11.75	12.00	12.25
Outside Tip Width	E1	0.463	0.472	0.482	11.75	12.00	12.25
Molded Pack. Length	D‡	0.390	0.394	0.398	9.90	10.00	10.10
Molded Pack. Width	E‡	0.390	0.394	0.398	9.90	10.00	10.10
Pin 1 Corner Chamfer	Х	0.025	0.035	0.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	12	15	5	12	15


Controlling Parameter.

<sup>†</sup> Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

<sup>‡</sup> Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

JEDEC equivalent: MS-026 ACB

Package Type:	44-Lead Plastic Leaded Chip Carrier (L) – Square
---------------	--



Units		INCHES*			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	р		0.050			1.27	
Overall Pack. Height	А	0.165	0.173	0.180	4.19	4.38	4.57
Shoulder Height	A1	0.095	0.103	0.110	2.41	2.60	2.79
Standoff	A2	0.015	0.023	0.030	0.38	0.57	0.76
Side 1 Chamfer Dim.	A3	0.024	0.029	0.034	0.61	0.74	0.86
Corner Chamfer (1)	CH1	0.040	0.045	0.050	1.02	1.14	1.27
Corner Chamfer (other)	CH2	0.000	0.005	0.010	0.00	0.13	0.25
Overall Pack. Width	E1	0.685	0.690	0.695	17.40	17.53	17.65
Overall Pack. Length	D1	0.685	0.690	0.695	17.40	17.53	17.65
Molded Pack. Width	E‡	0.650	0.653	0.656	16.51	16.59	16.66
Molded Pack. Length	D <sup>‡</sup>	0.650	0.653	0.656	16.51	16.59	16.66
Footprint Width	E2	0.610	0.620	0.630	15.49	15.75	16.00
Footprint Length	D2	0.610	0.620	0.630	15.49	15.75	16.00
Pins along Width	n1		11			11	
Lead Thickness	С	0.008	0.010	0.012	0.20	0.25	0.30
Upper Lead Width	B1 <sup>†</sup>	0.026	0.029	0.032	0.66	0.74	0.81
Lower Lead Width	В	0.015	0.018	0.021	0.38	0.46	0.53
Upper Lead Length	L	0.050	0.058	0.065	1.27	1.46	1.65
Shoulder Inside Radius	R1	0.003	0.005	0.010	0.08	0.13	0.25
J-Bend Inside Radius	R2	0.015	0.025	0.035	0.38	0.64	0.89
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

\* Controlling Parameter.

<sup>†</sup> Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."

<sup>‡</sup> Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

JEDEC equivalent: MO-047 AC

## APPENDIX A: REVISION HISTORY

### **Revision A**

This is a new data sheet.

### APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table 23-1.

### TABLE 23-1: Device Differences

Feature	PIC18C242	PIC18C252	PIC18C442	PIC18C452
Program Memory (Bytes)	8K	16K	8K	16K
Data Memory (Bytes)	16K	32K	16K	32K
A/D Channels	5	5	8	8
Parallel Slave Port (PSP)	No	No	Yes	Yes
Package Types	28-pin DIP 28-pin SOIC 28-pin JW	28-pin DIP 28-pin SOIC 28-pin JW	40-pin DIP 40-pin PLCC 40-pin TQFP 40-pin JW	40-pin DIP 40-pin PLCC 40-pin TQFP 40-pin JW

### APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous version of a device to the ones listed in this data sheet. Typically these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

Not Applicable

### APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES

This section discusses how to migrate from a Baseline device (i.e., PIC16C5X) to an Enhanced MCU device (i.e., PIC18CXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

Not Currently Available

### APPENDIX E: MIGRATION FROM MIDRANGE TO ENHANCED DEVICES

This section discusses how to migrate from a Midrange device (i.e., PIC16CXXX) to an Enhanced device (i.e., PIC18CXXX).

The following are the list of modifications over the PIC16CXXX microcontroller family:

Not Currently Available

### APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

This section discusses how to migrate from a High-end device (i.e., PIC17CXXX) to an Enhance MCU device (i.e., PIC18CXXX).

The following are the list of modifications over the PIC17CXXX microcontroller family:

Not Currently Available



NOTES:

### INDEX

Α	
A/D	,
A/D Converter Flag (ADIF Bit)	
A/D Converter Interrupt, Configuring	
ADCON0 Register	,
ADCON1 Register	
ADRES Register	
Analog Port Pins	
Analog Port Pins, Configuring	
Block Diagram	
Block Diagram, Analog Input Model	
Configuring the Module	
Conversion Clock (TAD)171	
Conversion Status (GO/DONE Bit)	
Conversions	
Converter Characteristics	
converter characteristics	
Effects of a Reset	
Operation During Sleep	
Sampling Requirements	
Special Event Trigger (CCP) 112, 172	
Timing Diagram	
Absolute Maximum Ratings	
ADCON0 Register	
GO/DONE Bit	
ADCON1 Register	
ADCONT Register	
ADDWF	
ADDWF	
ADRES Register	
AKS	
Analog-to-Digital Converter. See A/D	
Analog-to-Digital Converter. See ArD ANDLW	,
ANDEW	
ANDWF	
MPASM Assembler	
	,
В	
Baud Rate Generator	
BCF	
BF	
Block Diagrams	
Baud Rate Generator	
SSP (SPI Mode)	
Timer1	
BRG	
Brown-out Reset (BOR)	
Timing Diagram	•
BTFSC	1

Baud Rate Generator	136
SSP (SPI Mode)	121
Timer1	106
BRG	136
Brown-out Reset (BOR)24,	181
Timing Diagram	256
BSF199, 200, 201, 202, 203, 205, 206,	221
BTFSC	204
BTFSS	204
BTG	205
Bus Collision During a RESTART Condition	148
Bus Collision During a Start Condition	146

### С

С	. 54
CALL	206
Capture (CCP Module)	111
Block Diagram	111
CCP Pin Configuration	
CCPR1H:CCPR1L Registers	111
Changing Between Capture Prescalers	111

Bus Collision During a Stop Condition ......149

# PIC18CXX2

Software Interrupt 111
Timer1 Mode Selection 111
Capture/Compare/PWM (CCP) 109
CCP1 110
CCPR1H Register 110
CCPR1L Register 110
CCP2 110
CCPR2H Register 110
CCPR2L Register 110
Interaction of Two CCP Modules 110
Timer Resources110
Timing Diagram258
Clocking Scheme
CLRF
CLRWDT
Code Examples
Loading the SSPBUF register 122
Code Protection
COMF
Compare (CCP Module) 112
Block Diagram
CCP Pin Configuration
CCPR1H:CCPR1L Registers
Software Interrupt 112
Special Event Trigger 99, 107, 112, 172
Timer1 Mode Selection
Configuration Bits
Conversion Considerations
CPFSEQ
CPFSGT
CPFSLT

### D

Data Memory	40
General Purpose Registers	40
Special Function Registers	40
DAW	210
DC	
DC Characteristics	. 243, 244, 247, 248
DECF	210
DECFSNZ	211
DECFSZ	211
Development Support	235
Device Differences	285
Direct Addressing	49
E	

#### Errata ...... 4

### F

Firmware Instructions	191
FS0	54
FS1	
FS2	54
FS3	54

### G

-	
General Call Address Sequence	133
General Call Address Support	133
GOTO	212
I	
I/O Ports	
I <sup>2</sup> C (SSP Module)	
ACK Pulse	129, 130
Addressing	129

Block Diagram Read/Write Bit Information (R/W Bit)	
Read/Write Bit Information (R/W Bit)	
	. 129, 130
Reception	
Serial Clock (RC3/SCK/SCL)	130
Slave Mode	
Timing Diagram, Data	
Timing Diagram, Start/Stop Bits	
Transmission	
I <sup>2</sup> C Master Mode Reception	
I <sup>2</sup> C Master Mode Restart Condition	
I <sup>2</sup> C Module	
Acknowledge Sequence timing	
Baud Rate Generator	
BRG Block Diagram	
BRG Reset due to SDA Collision	
BRG Timing	
Bus Collision	
Acknowledge	
Restart Condition	
Restart Condition Timing (Case1)	
Restart Condition Timing (Case2)	
Start Condition	
Start Condition Timing	
Stop Condition	
Stop Condition Timing (Case1)	
Stop Condition Timing (Case2)	
Transmit Timing	
Bus Collision timing	
Clock Arbitration	
Clock Arbitration Timing (Master Transmit)	
General Call Address Support	
Master Mode 7-bit Reception timing	
Master Mode Operation	
Master Mode Start Condition	
Master Mode Start Condition Master Mode Transmission	
Master Mode Transmission	
Master Mode Transmission Master Mode Transmit Sequence	139 135
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode	139 135 145
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing	139 135 145 138
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing	139 135 145 138 143
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing	139 135 145 138 143 142
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception	139 135 145 138 143 142 130
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing	139 135 145 138 143 142 130
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception	139 135 145 143 143 142 130 130
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations	
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission	
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSNZ	139 135 145 148 143 143 142 130 130 181, 189 212 213
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSZ	139 135 145 148 143 143 142 130 130 181, 189 212 213 213
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSZ INCFSZ In-Circuit Serial Programming (ICSP)	
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSZ INCFSZ In-Circuit Serial Programming (ICSP) Indirect Addressing	
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSZ INCFSZ In-Circuit Serial Programming (ICSP) Indirect Addressing FSR Register	
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSZ INCFSZ In-Circuit Serial Programming (ICSP) Indirect Addressing FSR Register Instruction Cycle	139 135 145 148 143 143 142 130 130 181, 189 212 213 213 181, 189 49 48 48
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSZ INCFSZ In-Circuit Serial Programming (ICSP) Indirect Addressing FSR Register	139 135 145 148 143 143 142 130 130 181, 189 212 213 213 181, 189 49 48 48
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSZ INCFSZ In-Circuit Serial Programming (ICSP) Indirect Addressing FSR Register Instruction Cycle	139 135 145 148 148 143 142 130 130 181, 189 212 213 213 181, 189 49 48 37 38
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSZ INCFSZ In-Circuit Serial Programming (ICSP) Indirect Addressing FSR Register Instruction Cycle Instruction Flow/Pipelining Instruction Format	139 135 145 148 143 143 142 130 130 181, 189 212 213 213 181, 189 49 48 37 38 38 38
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations ID Locations INCF INCFSZ INCFSZ In-Circuit Serial Programming (ICSP) Indirect Addressing FSR Register Instruction Cycle Instruction Flow/Pipelining Instruction Format Instruction Set	139 135 145 148 143 143 142 130 130 181, 189 212 213 213 181, 189 
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSZ INCFSZ In-Circuit Serial Programming (ICSP) Indirect Addressing FSR Register Instruction Cycle Instruction Flow/Pipelining Instruction Format Instruction Set ADDLW	139 135 145 145 148 143 142 130 130 181, 189 212 213 213 181, 189 49 48 37 38 193 191
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations ID Locations INCF INCFSZ INCFSZ In-Circuit Serial Programming (ICSP) Indirect Addressing FSR Register Instruction Cycle Instruction Flow/Pipelining Instruction Format Instruction Set ADDLW ADDWF	139 135 145 145 148 143 142 130 130 181, 189 212 213 213 181, 189 
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations ID Locations INCF INCFSZ INCFSZ In-Circuit Serial Programming (ICSP) Indirect Addressing FSR Register Instruction Cycle Instruction Flow/Pipelining Instruction Format Instruction Format Instruction Set ADDLW ADDWF	139 135 145 145 148 143 142 130 130 181, 189 212 213 213 181, 189 
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations ID Locations INCF S INCFSZ INCFSZ In-Circuit Serial Programming (ICSP) Indirect Addressing FSR Register Instruction Cycle Instruction Flow/Pipelining Instruction Format Instruction Format Instruction Set ADDLW ADDWF ADDWF	139 135 145 145 148 143 142 130 130 181, 189 212 213 213 181, 189 49 48 37 38 193 191 197 197 198 198
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSZ INCFSZ In-Circuit Serial Programming (ICSP) Indirect Addressing FSR Register Instruction Cycle Instruction Flow/Pipelining Instruction Format Instruction Format Instruction Set ADDLW ADDWF ADDWF	139 135 145 145 148 143 142 130 130 181, 189 212 213 213 181, 189 
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations ID Locations INCF S INCFSZ INCFSZ In-Circuit Serial Programming (ICSP) Indirect Addressing FSR Register Instruction Cycle Instruction Flow/Pipelining Instruction Format Instruction Format Instruction Set ADDLW ADDWF ADDWF	139 135 145 145 148 143 142 130 130 181, 189 212 213 213 181, 189 
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSZ INCFSZ In-Circuit Serial Programming (ICSP) Indirect Addressing FSR Register Instruction Cycle Instruction Flow/Pipelining Instruction Format Instruction Format Instruction Set ADDLW ADDWF ADDWF	139 135 145 148 143 142 130 130 130 181, 189 212 213 213 181, 189 49 48 37 38 193 191 197 197 198 198 199 200
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSZ INCFSZ In-Circuit Serial Programming (ICSP) Indirect Addressing FSR Register Instruction Cycle Instruction Flow/Pipelining Instruction Format Instruction Format Instruction Set ADDLW ADDLW ADDWF ADDWF BCF	139 135 145 148 143 142 130 130 130 181, 189 212 213 181, 189 213 181, 189 37 38 38 38 39 38 191 197 197 198 198 198 198 198 
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSZ INCFSZ In-Circuit Serial Programming (ICSP) Indirect Addressing FSR Register Instruction Cycle Instruction Flow/Pipelining Instruction Format Instruction Format Instruction Set ADDLW ADDWF ADDWF	139 135 145 143 143 142 130 130 181, 189 212 213 181, 189 213 181, 189 48 37 38 193 191 197 197 198 198 199 200 206, 221
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSZ INCFSZ In-Circuit Serial Programming (ICSP) Indirect Addressing FSR Register Instruction Cycle Instruction Flow/Pipelining Instruction Format Instruction Format Instruction Set ADDLW ADDWF ADDWF	139 135 145 148 143 142 130 130 181, 189 212 213 181, 189 213 181, 189 48 37 38 193 191 197 197 198 198 199 200 206, 221 204
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSZ INCFSZ In-Circuit Serial Programming (ICSP) Indirect Addressing FSR Register Instruction Cycle Instruction Flow/Pipelining Instruction Format Instruction Format Instruction Set ADDLW ADDWF ADDWF	139 135 145 148 143 142 130 130 181, 189 212 213 181, 189 213 181, 189 48 37 38 193 191 197 197 197 198 198 199 200 206, 221 204 204 205
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations ID Locations INCF INCFSZ INCFSZ In-Circuit Serial Programming (ICSP) Indirect Addressing FSR Register Instruction Cycle Instruction Flow/Pipelining Instruction Format Instruction Format Instruction Set ADDLW ADDWF ADDWF	139 135 145 143 143 142 130 130 181, 189 212 213 181, 189 213 181, 189 48 37 38 193 191 197 197 197 197 198 198 199 200 206, 221 204 204 205 206
Master Mode Transmission Master Mode Transmit Sequence Multi-master Mode Repeat Start Condition timing Stop Condition Receive or Transmit timing Stop Condition timing Waveforms for 7-bit Reception Waveforms for 7-bit Transmission ID Locations INCF INCFSZ INCFSZ In-Circuit Serial Programming (ICSP) Indirect Addressing FSR Register Instruction Cycle Instruction Flow/Pipelining Instruction Format Instruction Format Instruction Set ADDLW ADDWF ADDWF	139 135 145 138 143 142 130 130 130 181, 189 212 213 181, 189 213 181, 189 48 37 38 193 193 191 197 197 197 198 199 200 206, 221 204 204 205 207, 225

COMF
CPFSEQ
CPFSGT
CPFSLT
DECF
DECFSNZ
DECFSZ 211
GOTO
INCF
INCFSNZ
IORLW
IORWF
MOVFP 216
MOVLB
MOVLR
MOVLW
MULLW
MULWF
NEGW
NOP219
RETFIE 221, 222
RETLW
RETURN
RLCF
RRCF
RRNCF
SLEEP 226
SUBLW 227
SUBWF 226, 227, 228
SUBWFB
SWAPF
TABLRD
TSTFSZ
XORLW
XORWF
Summary Table 194
INTCON Register
RBIF Bit
Interrupt Sources
Capture Complete (CCP)
Compare Complete (CCP)
Interrupt on Change (RB7:RB4)
RB0/INT Pin, External75
SSP Receive/Transmit Complete 117
TMR0 Overflow
TMR1 Overflow
TMR2 to PR2 Match 103 TMR2 to PR2 Match (PWM)
USART Receive/Transmit Complete
Interrupts, Enable Bits
CCP1 Enable (CCP1IE Bit) 111
Interrupts, Flag Bits
A/D Converter Flag (ADIF Bit)
CCP1 Flag (CCP1IF Bit)
Interrupt on Change (RB7:RB4) Flag (RBIF Bit) 80
IORLW
К
KeeLoq® Evaluation and Programming Tools

www.DataSheet4U.com

### Μ

Memory Organization
Data Memory40
Program Memory
MOVFP
MOVLB
MOVLR
MOVLW
MOVWF
MPLAB Integrated Development Environment Software . 235
MULLW
Multi-Master Mode145
Multiply Examples
16 x 16 Routine62
16 x 16 Signed Routine63
8 x 8 Routine62
8 x 8 Signed Routine62
MULWF
-

### Ν

NEGW	/
NOP .	

### 0

OPCODE Field Descriptions	
OPTION_REG Register	51
PS2:PS0 Bits	
PSA Bit	
T0CS Bit	
T0SE Bit	
OSCCON	
OSCCON Register	
Oscillator Configuration	15, 181
HS	
LP	
RC	
ХТ	
Oscillator, Timer1	
Oscillator, WDT	
OV	

### Ρ

Packaging	275
Parallel Slave Port (PSP)	85, 90
Block Diagram	
RE0/RD/AN5 Pin	89, 90
RE1/WR/AN6 Pin	89, 90
RE2/CS/AN7 Pin	89, 90
Read Waveforms	91
Select (PSPMODE Bit)	85, 90
Timing Diagram	
Write Waveforms	
PICDEM-1 Low-Cost PICmicro Demo Board	
PICDEM-2 Low-Cost PIC16CXX Demo Board	
PICDEM-3 Low-Cost PIC16CXXX Demo Board	
PICSTART® Plus Entry Level Development System	237
Pin Functions	
MCLR/Vpp	
OSC1/CLKIN	8, 11
OSC2/CLKOUT	8, 11
RA0/AN0	8, 11
RA1/AN1	8, 11
RA2/AN2	,
RA3/AN3/Vref	8, 11
RA4/T0CKI	,
RA5/AN4/SS	8, 11

PIC18	SCXX2
-------	-------

RB0/INT
RB1
RB2
RB3
RB4
RB5
RB6
RB7
RC0/T1OSO/T1CKI
RC1/T1OSI/CCP2 10, 13
RC2/CCP1 10, 13
RC3/SCK/SCL 10, 13
RC4/SDI/SDA 10, 13
RC5/SDO 10, 13
RC6/TX/CK 10, 13
RC7/RX/DT 10, 13
,
RD0/PSP014
RD1/PSP114
RD2/PSP214
RD3/PSP314
RD4/PSP4
RD5/PSP514
RD6/PSP6
RD7/ <u>PS</u> P714
RE0/RD/AN514
RE1/WR/AN6
RE2/CS/AN7
Vdd 10, 14
Vss
Pointer, FSR
,
PORTA
Initialization77
PORTA Register77
RA3:RA0 and RA5 Port Pins 78
RA3:RA0 and RA5 Port Pins
RA3:RA0 and RA5 Port Pins         78           RA4/T0CKI Pin         78           TRISA Register         77
RA3:RA0 and RA5 Port Pins         78           RA4/T0CKI Pin         78           TRISA Register         77           PORTB         77
RA3:RA0 and RA5 Port Pins78RA4/T0CKI Pin78TRISA Register77PORTBInitialization80
RA3:RA0 and RA5 Port Pins78RA4/T0CKI Pin78TRISA Register77PORTBInitialization80PORTB Register80
RA3:RA0 and RA5 Port Pins78RA4/T0CKI Pin78TRISA Register77PORTBInitialization80
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       1         Initialization       80         PORTB Register       80         RB0/INT Pin, External       75
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       80         Initialization       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80         TRISB Register       80
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       80         Initialization       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80         RB7:RB4 Port Pins       80         PORTC       80
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       80         Initialization       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80         TRISB Register       80         PORTC       Block Diagram       83
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       80         Initialization       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80         TRISB Register       80         PORTC       Block Diagram       83         Initialization       83, 85, 87
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       80         Initialization       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80         TRISB Register       80         PORTC       Block Diagram       83
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       80         Initialization       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80         TRISB Register       80         PORTC       Block Diagram       83         Initialization       83, 85, 87
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       10         Initialization       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80         TRISB Register       80         PORTC       81         Block Diagram       83         Initialization       83, 85, 87         PORTC Register       83         RC3/SCK/SCL Pin       130
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       10         Initialization       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80         TRISB Register       80         PORTC       81         Block Diagram       83         Initialization       83, 85, 87         PORTC Register       83         RC3/SCK/SCL Pin       130         RC7/RX/DT Pin       153
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       80         Initialization       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80         TRISB Register       80         PORTC       81         Block Diagram       83         Initialization       83, 85, 87         PORTC Register       83         RC3/SCK/SCL Pin       130         RC7/RX/DT Pin       153         TRISC Register       83, 151
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       1nitialization       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80         TRISB Register       80         PORTC       81         Block Diagram       83         Initialization       83, 85, 87         PORTC Register       83         RC3/SCK/SCL Pin       130         RC7/RX/DT Pin       153         TRISC Register       83, 151
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       10         Initialization       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80         TRISB Register       80         PORTC       81         Block Diagram       83         Initialization       83, 85, 87         PORTC Register       83         RC3/SCK/SCL Pin       130         RC7/RX/DT Pin       153         TRISC Register       83, 151         PORTD       90         Block Diagram       85
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       1nitialization       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80         TRISB Register       80         PORTC       81         Block Diagram       83         Initialization       83, 85, 87         PORTC Register       83         RC3/SCK/SCL Pin       130         RC7/RX/DT Pin       153         TRISC Register       83, 151         PORTD       90         Block Diagram       85         Parallel Slave Port (PSP) Function       85
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       10         Initialization       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80         TRISB Register       80         PORTC       81         Block Diagram       83         Initialization       83, 85, 87         PORTC Register       83         RC3/SCK/SCL Pin       130         RC7/RX/DT Pin       153         TRISC Register       83, 151         PORTD       90         Block Diagram       85         Parallel Slave Port (PSP) Function       85         PORTD Register       85
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       1nitialization       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80         TRISB Register       80         PORTC       81         Block Diagram       83         Initialization       83, 85, 87         PORTC Register       83         RC3/SCK/SCL Pin       130         RC7/RX/DT Pin       153         TRISC Register       83, 151         PORTD       90         Block Diagram       85         Parallel Slave Port (PSP) Function       85
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       10         Initialization       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80         TRISB Register       80         PORTC       81         Block Diagram       83         Initialization       83, 85, 87         PORTC Register       83         RC3/SCK/SCL Pin       130         RC7/RX/DT Pin       153         TRISC Register       83, 151         PORTD       90         Block Diagram       85         Parallel Slave Port (PSP) Function       85         PORTD Register       85
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       80         Initialization       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80         TRISB Register       80         PORTC       81         Block Diagram       83         Initialization       83, 85, 87         PORTC Register       83         RC3/SCK/SCL Pin       130         RC7/RX/DT Pin       153         TRISC Register       83, 151         PORTD       90         Block Diagram       85         Parallel Slave Port (PSP) Function       85         PORTD Register       85         PORTE       85
RA3:RA0 and RA5 Port Pins78RA4/TOCKI Pin78TRISA Register77PORTBInitialization80PORTB Register80RB0/INT Pin, External75RB3:RB0 Port Pins80RB7:RB4 Interrupt on Change Flag (RBIF Bit)80RB7:RB4 Port Pins80TRISB Register80PORTC81Block Diagram83Initialization83, 85, 87PORTC Register83RC3/SCK/SCL Pin130RC7/RX/DT Pin153TRISC Register83, 151PORTD90Block Diagram85Parallel Slave Port (PSP) Function85PORTD Register85PORTD Register85PORTD Register85PORTD Register85PORTD Register85PORTD Register85PORTD Register85PORTEAnalog Port PinsAnalog Port Pins89, 90
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       80         Initialization       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80         TRISB Register       80         PORTC       81         Block Diagram       83         Initialization       83, 85, 87         PORTC Register       83         RC3/SCK/SCL Pin       130         RC7/RX/DT Pin       153         TRISC Register       83, 151         PORTD       90         Block Diagram       85         PORTD       90         Block Diagram       85         PORTD Register       85         PORTE       Analog Port Pins       89, 90         Block Diagram
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       1         Initialization       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80         TRISB Register       80         PORTC       81         Block Diagram       83         Initialization       83, 85, 87         PORTC Register       83         RC3/SCK/SCL Pin       130         RC7/RX/DT Pin       153         TRISC Register       83, 151         PORTD       90         Block Diagram       85         Parallel Slave Port (PSP) Function       85         PORTD Register       85         PORTE       85         PORTE       89, 90         Block Diagram       87         ROTD Register       87         PORTE Register       87
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       80         Initialization       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80         RB7:RB4 Port Pins       80         PORTC       80         Block Diagram       83         Initialization       83, 85, 87         PORTC Register       83         RC3/SCK/SCL Pin       130         RC7/RX/DT Pin       153         TRISC Register       83, 151         PORTD       90         Block Diagram       85         Parallel Slave Port (PSP) Function       85         PORTD Register       85         PORTE Register       85         PORTE Register       87         PORTE Register       87         PORTE Regis
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       80         Initialization       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80         RB7:RB4 Port Pins       80         RB7:RB4 Port Pins       80         RB7:RB4 Port Pins       80         PORTC       80         Block Diagram       83         Initialization       83, 85, 87         PORTC Register       83         RC3/SCK/SCL Pin       130         RC7/RX/DT Pin       153         TRISC Register       83, 151         PORTD       90         Block Diagram       85         Parallel Slave Port (PSP) Function       85         PORTD Register       85         PORTE       89, 90         Block Diagram       87         PORTE       89, 90         Block Diagram       87         PORTE Register       87         PORTE Register
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       1         Initialization       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80         RB7:RB4 Port Pins       80         RB7:RB4 Port Pins       80         PORTC       80         Block Diagram       83         Initialization       83, 85, 87         PORTC Register       83         RC3/SCK/SCL Pin       130         RC7/RX/DT Pin       153         TRISC Register       83, 151         PORTD       90         Block Diagram       85         Parallel Slave Port (PSP) Function       85         PORTD Register       85         PORTE       89, 90         Block Diagram       87         PORTE Register       87         PORTE Register       87         PORTE Register       87         PORTE Register       87         PORTE Register<
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       80         Initialization       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80         RB7:RB4 Port Pins       80         RB7:RB4 Port Pins       80         RB7:RB4 Port Pins       80         PORTC       80         Block Diagram       83         Initialization       83, 85, 87         PORTC Register       83         RC3/SCK/SCL Pin       130         RC7/RX/DT Pin       153         TRISC Register       83, 151         PORTD       90         Block Diagram       85         Parallel Slave Port (PSP) Function       85         PORTD Register       85         PORTE       89, 90         Block Diagram       87         PORTE       89, 90         Block Diagram       87         PORTE Register       87         PORTE Register
RA3:RA0 and RA5 Port Pins       78         RA4/T0CKI Pin       78         TRISA Register       77         PORTB       1         Initialization       80         PORTB Register       80         RB0/INT Pin, External       75         RB3:RB0 Port Pins       80         RB7:RB4 Interrupt on Change Flag (RBIF Bit)       80         RB7:RB4 Port Pins       80         RB7:RB4 Port Pins       80         RB7:RB4 Port Pins       80         PORTC       80         Block Diagram       83         Initialization       83, 85, 87         PORTC Register       83         RC3/SCK/SCL Pin       130         RC7/RX/DT Pin       153         TRISC Register       83, 151         PORTD       90         Block Diagram       85         Parallel Slave Port (PSP) Function       85         PORTD Register       85         PORTE       89, 90         Block Diagram       87         PORTE Register       87         PORTE Register       87         PORTE Register       87         PORTE Register       87         PORTE Register<

Assignment (PSA Bit)	
Rate Select (PS2:PS0 Bits)	
Switching Between Timer0 and WDT	
Power-on Reset (POR)	
Oscillator Start-up Timer (OST)	.24, 181
Power-up Timer (PWRT)	.24, 181
Time-out Sequence	
Time-out Sequence on Power-up	30, 31
Timing Diagram	256
Prescaler, Capture	111
Prescaler, Timer0	
Assignment (PSA Bit)	
Rate Select (PS2:PS0 Bits)	
Switching Between Timer0 and WDT	
Prescaler, Timer1	
Prescaler, Timer2	115
PRO MATE® II Universal Programmer	
Product Identification System	297
Program Counter	
PCL Register	
PCLATH Register	
Program Memory	
Interrupt Vector	
Reset Vector	
Program Verification	
Programming, Device Instructions	
PWM (CCP Module)	114
Block Diagram	114
CCPR1H:CCPR1L Registers	115
Duty Cycle	
Example Frequencies/Resolutions	116
Output Diagram	114
Period	
Set-Up for PWM Operation	116
TMR2 to PR2 Match	102, 115
Q	
Q-Clock	115
R	

RCSTA Register	
SPEN Bit	151
Register File	40
Registers	
SSPSTAT	118
T1CON	
Diagram	105
Section	105
Reset	23, 181
Timing Diagram	
RETFIE	221, 222
RETLW	
RETURN	
Revision History	
RLCF	
RLNCF	224
RRCF	
RRNCF	
S	
SCK	121
SDI	
SDO	121
SEEVAL® Evaluation and Programming System	
Serial Clock, SCK	
Serial Data In, SDI	121
· · · · · · · · · · · · · · · · · · ·	

Serial Data Out, SDO ......121

Simplified Block Diagram of On-Chip Reset Circuit
Slave Select Synchronization
Slave Select, <del>SS</del>
SLEEP
Software Simulator (MPLAB-SIM)
Special Features of the CPU 175, 181
Special Function Registers 40
Master Mode 124
Serial Clock
Serial Data In
Serial Data Out
Slave Select
SPI clock
SPI Clock
SPI Mode
SPI Module
Master/Slave Connection
Slave Mode 125
Slave Select Synchronization
Slave Synch Timnig 125
Slave Timing with CKE = 0 126
Slave Timing with CKE = 1 126
<u>SS</u> 121
SSP 117
Block Diagram (SPI Mode) 121
SPI Mode 121
SSPBUF 124
SSPCON1119
SSPCON2 120
SSPSR
SSPSTAT
TMR2 Output for Clock Shift 102, 103
SSP Module
SPI Master Mode 124
SPI Master./Slave Connection
SPI Slave Mode
SSPCON1
SSPCON2
SSPOV
SSPSTAT
SSPSTAT
R/W Bit 129, 130
SUBLW
SUBWFB
SWAPF
т
TABLRD
TABLWT
Timer Modules
Timer1
Block Diagram 106
Timer0
Clock Source Edge Select (TOSE Bit)
Clock Source Select (T0CS Bit)
Overflow Interrupt95
Timing Diagram257
Timer1
Block Diagram98
Oscillator

www.DataSheet4U.com

 Overflow Interrupt
 97, 99, 105, 107

 Special Event Trigger (CCP)
 99, 107, 112

 Timing Diagram
 257

\_

Timer2	105
Timerz	
Block Diagram	103
Postscaler. See Postscaler, Timer2	
PR2 Register	115
Prescaler. See Prescaler, Timer2	110
SSP Clock Shift 102,	
TMR2 Register	102
TMR2 to PR2 Match Interrupt 102, 103,	115
Timing Diagrams	
Acknowledge Sequence Timing	142
Baud Rate Generator with Clock Arbitration	
BRG Reset Due to SDA Collision	147
Bus Collision	
Start Condition Timing	146
Bus Collision During a Restart Condition (Case 1)	148
Bus Collision During a Restart Condition (Case2)	
Bus Collision During a Start Condition ( $SCL = 0$ )	
Bus Collision During a Stop Condition	
Bus Collision for Transmit and Acknowledge	
I <sup>2</sup> C Bus Data	
I <sup>2</sup> C Master Mode First Start bit timing	137
I <sup>2</sup> C Master Mode Reception timing	
I <sup>2</sup> C Master Mode Transmission timing	140
Master Mode Transmit Clock Arbitration	
Repeat Start Condition	
Slave Synchronization	125
SPI Mode Timing (Master Mode)SPI Mode	
Master Mode Timing Diagram	124
SPI Mode Timing (Slave Mode with CKE = 0)	
SPI Mode Timing (Slave Mode with CKE = 1)	
Stop Condition Receive or Transmit	
Time-out Sequence on Power-up	
USART Asynchronous Master Transmission	158
USART Asynchronous Master Transmission	158
USART Asynchronous Master Transmission	158 160
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception	158 160 164
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission	158 160 164 162
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt	158 160 164 162 188
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications	158 160 164 162 188 253
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion	158 160 164 162 188 253 271
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications	158 160 164 162 188 253 271
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion	158 160 164 162 188 253 271 256
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion Brown-out Reset (BOR) Capture/Compare/PWM (CCP)	158 160 164 162 188 253 271 256 258
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion Brown-out Reset (BOR) Capture/Compare/PWM (CCP) CLKOUT and I/O	158 160 164 162 188 253 271 256 258 255
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion Brown-out Reset (BOR) Capture/Compare/PWM (CCP) CLKOUT and I/O External Clock	158 160 164 162 188 253 271 256 258 255 253
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion Brown-out Reset (BOR) Capture/Compare/PWM (CCP) CLKOUT and I/O External Clock I <sup>2</sup> C Bus Data	158 160 164 162 253 271 256 258 255 253 265
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion Brown-out Reset (BOR) Capture/Compare/PWM (CCP) CLKOUT and I/O External Clock I <sup>2</sup> C Bus Data I <sup>2</sup> C Bus Start/Stop Bits	158 160 164 162 188 253 271 256 258 255 253 265 264
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion Brown-out Reset (BOR) Capture/Compare/PWM (CCP) CLKOUT and I/O External Clock I <sup>2</sup> C Bus Data I <sup>2</sup> C Bus Start/Stop Bits Oscillator Start-up Timer (OST)	158 160 164 162 188 253 271 256 258 255 253 265 265 264 256
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion Brown-out Reset (BOR) Capture/Compare/PWM (CCP) CLKOUT and I/O External Clock I <sup>2</sup> C Bus Data I <sup>2</sup> C Bus Start/Stop Bits Oscillator Start-up Timer (OST) Parallel Slave Port (PSP)	158 160 164 162 188 253 271 256 258 255 253 265 264 256 259
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion Brown-out Reset (BOR) Capture/Compare/PWM (CCP) CLKOUT and I/O External Clock I <sup>2</sup> C Bus Data I <sup>2</sup> C Bus Start/Stop Bits Oscillator Start-up Timer (OST) Parallel Slave Port (PSP)	158 160 164 162 188 253 271 256 258 255 253 265 264 256 259
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion Brown-out Reset (BOR) Capture/Compare/PWM (CCP) CLKOUT and I/O External Clock I <sup>2</sup> C Bus Data I <sup>2</sup> C Bus Start/Stop Bits Oscillator Start-up Timer (OST) Parallel Slave Port (PSP) Power-up Timer (PWRT)	158 160 164 162 188 253 271 256 258 255 265 265 264 259 256
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion Brown-out Reset (BOR) Capture/Compare/PWM (CCP) CLKOUT and I/O External Clock I <sup>2</sup> C Bus Data I <sup>2</sup> C Bus Start/Stop Bits Oscillator Start-up Timer (OST) Parallel Slave Port (PSP) Power-up Timer (PWRT)	158 160 164 162 188 253 271 256 258 255 265 264 256 259 256 256
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion Brown-out Reset (BOR) Capture/Compare/PWM (CCP) CLKOUT and I/O External Clock I <sup>2</sup> C Bus Data I <sup>2</sup> C Bus Start/Stop Bits Oscillator Start-up Timer (OST) Parallel Slave Port (PSP) Power-up Timer (PWRT) Reset Timer0 and Timer1	158 160 164 162 188 253 271 256 258 255 264 256 259 256 259 256 256 257
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion Brown-out Reset (BOR) Capture/Compare/PWM (CCP) CLKOUT and I/O External Clock I <sup>2</sup> C Bus Data I <sup>2</sup> C Bus Start/Stop Bits Oscillator Start-up Timer (OST) Parallel Slave Port (PSP) Power-up Timer (PWRT) Reset Timer0 and Timer1 USART Synchronous Receive ( Master/Slave)	158 160 164 162 253 255 255 265 255 264 256 259 256 256 256 256 257 269
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion Brown-out Reset (BOR) Capture/Compare/PWM (CCP) CLKOUT and I/O External Clock I <sup>2</sup> C Bus Data I <sup>2</sup> C Bus Start/Stop Bits Oscillator Start-up Timer (OST) Parallel Slave Port (PSP) Power-up Timer (PWRT) Reset Timer0 and Timer1 USART Synchronous Receive ( Master/Slave) USART SynchronousTransmission ( Master/Slave)	158 160 164 162 253 255 255 265 255 264 256 256 256 256 256 257 269 268
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion Brown-out Reset (BOR) Capture/Compare/PWM (CCP) CLKOUT and I/O External Clock I <sup>2</sup> C Bus Data I <sup>2</sup> C Bus Start/Stop Bits Oscillator Start-up Timer (OST) Parallel Slave Port (PSP) Power-up Timer (PWRT) Reset Timer0 and Timer1 USART Synchronous Receive ( Master/Slave)	158 160 164 162 253 255 255 265 255 264 256 256 256 256 256 257 269 268
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion Brown-out Reset (BOR) Capture/Compare/PWM (CCP) CLKOUT and I/O External Clock I <sup>2</sup> C Bus Data I <sup>2</sup> C Bus Start/Stop Bits Oscillator Start-up Timer (OST) Parallel Slave Port (PSP) Power-up Timer (PWRT) Reset Timer0 and Timer1 USART Synchronous Receive ( Master/Slave) USART SynchronousTransmission ( Master/Slave) Watchdog Timer (WDT)	158 160 164 162 253 255 253 265 255 264 256 256 256 256 257 269 268 256
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion Brown-out Reset (BOR) Capture/Compare/PWM (CCP) CLKOUT and I/O External Clock I <sup>2</sup> C Bus Data I <sup>2</sup> C Bus Start/Stop Bits Oscillator Start-up Timer (OST) Parallel Slave Port (PSP) Power-up Timer (PWRT) Reset Timer0 and Timer1 USART Synchronous Receive ( Master/Slave) USART SynchronousTransmission ( Master/Slave) Watchdog Timer (WDT)	158 160 164 162 188 253 271 256 258 255 264 256 259 256 257 269 256 257 269 256 257 269 256 257 269 256 257 269 256 257 269 256 257 269 268 256 257 269 268 257 269 268 257 269 268 257 269 268 257 269 268 257 269 268 257 269 268 257 269 268 257 269 268 257 269 268 257 269 269 269 269 269 269 269 269 269 269
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion Brown-out Reset (BOR) Capture/Compare/PWM (CCP) CLKOUT and I/O External Clock I <sup>2</sup> C Bus Data I <sup>2</sup> C Bus Start/Stop Bits Oscillator Start-up Timer (OST) Parallel Slave Port (PSP) Power-up Timer (PWRT) Reset Timer0 and Timer1 USART Synchronous Receive ( Master/Slave) USART SynchronousTransmission ( Master/Slave) Watchdog Timer (WDT) TRISE Register PSPMODE Bit	158 160 164 162 188 253 271 256 258 255 264 256 259 256 256 257 269 256 257 269 256 257 269 256 257 269 256 257 269 268 256 257 269 268 256 257 269 268 256 257 269 268 256 257 269 268 257 269 268 257 269 268 257 269 268 257 269 269 269 269 269 269 269 269 269 269
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion Brown-out Reset (BOR) Capture/Compare/PWM (CCP) CLKOUT and I/O External Clock I <sup>2</sup> C Bus Data I <sup>2</sup> C Bus Start/Stop Bits Oscillator Start-up Timer (OST) Parallel Slave Port (PSP) Power-up Timer (PWRT) Reset Timer0 and Timer1 USART Synchronous Receive ( Master/Slave) USART Synchronous Transmission ( Master/Slave) Watchdog Timer (WDT) TRISE Register PSPMODE Bit	158 160 164 162 188 253 271 256 258 255 264 256 259 256 256 257 269 256 257 269 256 257 269 256 257 269 256 257 269 268 256 257 269 268 256 257 269 268 256 257 269 268 256 257 269 268 257 269 268 257 269 268 257 269 268 257 269 269 269 269 269 269 269 269 269 269
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion Brown-out Reset (BOR) Capture/Compare/PWM (CCP) CLKOUT and I/O External Clock I <sup>2</sup> C Bus Data I <sup>2</sup> C Bus Start/Stop Bits Oscillator Start-up Timer (OST) Parallel Slave Port (PSP) Power-up Timer (PWRT) Reset Timer0 and Timer1 USART Synchronous Receive (Master/Slave) USART Synchronous Transmission (Master/Slave) Watchdog Timer (WDT) TRISE Register PSPMODE Bit	158 160 164 162 253 271 256 258 255 264 256 256 256 256 256 256 256 256 256 256
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion Brown-out Reset (BOR) Capture/Compare/PWM (CCP) CLKOUT and I/O External Clock I <sup>2</sup> C Bus Data I <sup>2</sup> C Bus Start/Stop Bits Oscillator Start-up Timer (OST) Parallel Slave Port (PSP) Power-up Timer (PWRT) Reset Timer0 and Timer1 USART Synchronous Receive ( Master/Slave) USART Synchronous Transmission ( Master/Slave) Watchdog Timer (WDT) TRISE Register PSPMODE Bit	158 160 164 162 253 271 256 258 255 264 256 256 256 256 256 256 256 256 256 256
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion Brown-out Reset (BOR) Capture/Compare/PWM (CCP) CLKOUT and I/O External Clock I <sup>2</sup> C Bus Data I <sup>2</sup> C Bus Start/Stop Bits Oscillator Start-up Timer (OST) Parallel Slave Port (PSP) Power-up Timer (PWRT) Reset Timer0 and Timer1 USART Synchronous Receive ( Master/Slave) USART Synchronous Transmission ( Master/Slave) Watchdog Timer (WDT) TRISE Register PSPMODE Bit	158 160 164 162 253 271 256 258 255 264 256 256 256 256 256 256 256 256 256 256
USART Asynchronous Master Transmission USART Asynchronous Reception USART Synchronous Reception USART Synchronous Transmission Wake-up from SLEEP via Interrupt Timing Diagrams and Specifications A/D Conversion Brown-out Reset (BOR) Capture/Compare/PWM (CCP) CLKOUT and I/O External Clock I <sup>2</sup> C Bus Data I <sup>2</sup> C Bus Start/Stop Bits Oscillator Start-up Timer (OST) Parallel Slave Port (PSP) Power-up Timer (PWRT) Reset Timer0 and Timer1 USART Synchronous Receive (Master/Slave) USART Synchronous Transmission (Master/Slave) Watchdog Timer (WDT) TRISE Register PSPMODE Bit	158 160 164 162 253 255 253 265 256 256 256 256 256 256 256 256 256

USART	151
Asynchronous Mode	157
Master Transmission	158

# PIC18CXX2

Receive Block Diagram 159	
Reception160	
Transmit Block Diagram 157	
Baud Rate Generator (BRG) 153	
Baud Rate Error, Calculating 153	
Baud Rate Formula	
Baud Rates, Asynchronous Mode (BRGH=0) . 155	
Baud Rates, Asynchronous Mode (BRGH=1) . 156	
Baud Rates, Synchronous Mode	
High Baud Rate Select (BRGH Bit) 153	
Sampling 153	
Serial Port Enable (SPEN Bit)	
Synchronous Master Mode	
Reception	
Timing Diagram, Synchronous Receive	
Timing Diagram, Synchronous Transmission 268	
Transmission	
Synchronous Slave Mode 165	

### W

Ζ

Wake-up from SLEEP 181, 187
Timing Diagram 188
Watchdog Timer (WDT) 181, 185
Block Diagram 186
Programming Considerations
RC Oscillator
Time-out Period
Timing Diagram256
Waveform for General Call Address Sequence
WCOL
WCOL Status Flag 137
WWW, On-Line Support 4
x
XORLW
XORWF

Ζ	
Ζ	 1

www.DataSheet4U.com

### **ON-LINE SUPPORT**

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

#### Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

#### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

#### ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- Listing of seminars and events

#### Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1- 602-786-7302 for the rest of the world.

981103

**Trademarks:** The Microchip name, logo, PIC, PICmicro, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM, MPLAB and *fuzzy*-LAB are trademarks and SQTP is a service mark of Microchip in the U.S.A.

All other trademarks mentioned herein are the property of their respective companies.

### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager Total Pages Sent				
RE:	RE: Reader Response				
From	From: Name				
Company					
	Address				
	City / State / ZIP / Country				
Telephone: () FAX: ()					
Appli	Application (optional):				
Woul	d you like a reply?YN				
Devid	Device: PIC18CXX2 Literature Number: DS39026B				
Ques	stions:				
1. V	1. What are the best features of this document?				
_					
_					
2. ⊦	. How does this document meet your hardware and software development needs?				
_					
- 3. E	. Do you find the organization of this data sheet easy to follow? If not, why?				
_					
_					
4. V	4. What additions to the data sheet do you think would enhance the structure and subject?				
_					
5. V	Vhat deletions from the data sheet could be made without affecting the overall usefulness?				
_					
_					
6. ls	. Is there any incorrect or misleading information (what and where)?				
_					
_ 7. ⊦	low would you improve this document?				
_					
8. H	low would you improve our software, systems, and silicon products?				
_					

www.DataSheet4U.com

### PIC18CXX2 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	− X /XX XXX         Temperature Package Pattern Range	Examples: a) PIC18LC452 - I/P 301 = Industrial temp., PDIP package, 4 MHz, Extended VDD limits, QTP pattern #301.
Device	PIC18CXX2 <sup>(1)</sup> , PIC18CXX2T <sup>(2)</sup> ; VDD range 4.2V to 5.5V PIC18LCXX2 <sup>(1)</sup> , PIC18LCXX2T <sup>(2)</sup> ; VDD range 2.5V to 5.5V	<ul> <li>b) PIC18LC242 - I/SO = Industrial temp., SOIC package, Extended VDD limits.</li> <li>c) PIC18C442 - E/P = Extended temp., PDIP package, 40MHz, normal VDD</li> </ul>
Temperature Range	$I = -40^{\circ}C \text{ to}+85\times C(\text{Industrial})$ $E = -40^{\circ}C \text{ to}+125\times C(\text{Extended})$	limits. Note1: C = Standard Voltage range LC = Wide Voltage Range
Package	JW = Windowed CERDIP <sup>(3)</sup> PT = TQFP (Thin Quad Flatpack) SO = SOIC SP = Skinny plastic dip P = PDIP L = PLCC	<ul> <li>2: T = in tape and reel - SOIC, PLCC, and TQFP packages only.</li> <li>3: JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet</li> </ul>
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	the electrical requirement of each oscillator type (including LC devices).

#### Sales and Support

#### **Data Sheets**

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

#### **New Customer Notification System**

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.



## WORLDWIDE SALES AND SERVICE

### AMERICAS

Corporate Office Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-786-7200 Fax: 480-786-7277 Technical Support: 480-786-7627 Web Address: http://www.microchip.com

#### Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

#### Boston

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508-480-9990 Fax: 508-480-8575

#### Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

#### Dallas

Microchip Technology Inc. 4570 Westgrove Drive, Suite 160 Addison, TX 75248 Tel: 972-818-7423 Fax: 972-818-2924

#### Dayton

Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

#### Detroit

Microchip Technology Inc. Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

#### Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

#### New York

Microchip Technology Inc. 150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

#### San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

### AMERICAS (continued)

Toronto

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253 ASIA/PACIFIC

Hong Kong Microchip Asia Pacific Unit 2101, Tower 2 Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431 Beijing Microchip Technology, Beijing Unit 915, 6 Chaoyangmen Bei Dajie Dong Erhuan Road, Dongcheng District New China Hong Kong Manhattan Building Beijing 100027 PRC Tel: 86-10-85282100 Fax: 86-10-85282104 India Microchip Technology Inc. India Liaison Office No. 6, Legacy, Convent Road Bangalore 560 025, India

Bangalore 560 025, India Tel: 91-80-229-0061 Fax: 91-80-229-0062 Japan Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi

Konoku-ku, tokonama-sin Kanagawa 222-0033 Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea Tei: 82-2-554-7200 Fax: 82-2-558-5934

#### Shanghai

Microchip Technology RM 406 Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hong Qiao District Shanghai, PRC 200335 Tel: 86-21-6275-5700 Fax: 86 21-6275-5060

#### **ASIA/PACIFIC** (continued)

Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore 188980 Tel: 65-334-8870 Fax: 65-334-8850

Taiwan, R.O.C

Microchip Technology Taiwan 10F-1C 207

Tung Hua North Road Taipei, Taiwan, ROC

Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

United Kingdom Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5858 Fax: 44-118 921-5835

#### Denmark

Microchip Technology Denmark ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910

#### France

Arizona Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

#### Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 München, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

#### Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

11/15/99

DNV Certification, Inc. USA ANSI + RAB OMS South CERTIFICATION OF THE Netherlands Accredited by the RvA DNV MSC The Netherlands Accredited by the RvA ISO 9001 / QS-9000 REGISTERED FIRM

Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.

All rights reserved. © 1999 Microchip Technology Incorporated. Printed in the USA. 11/99

Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical componends in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights arising from such use or otherwise. The Microchip bogo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.